|
PIC16F873A-ISP Datasheet, PDF (107/234 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers | |||
|
◁ |
PIC16F87XA
FIGURE 9-27:
BUS COLLISION DURING START CONDITION (SCL = 0)
SDA
SDA = 0, SCL = 1
TBRG
TBRG
SCL
Set SEN, enable Start
sequence if SDA = 1, SCL = 1
SEN
BCLIF
SCL = 0 before BRG time-out,
bus collision occurs. Set BCLIF.
S
â0â
SSPIF â0â
SCL = 0 before SDA = 0,
bus collision occurs. Set BCLIF.
Interrupt cleared
in software
â0â
â0â
FIGURE 9-28:
BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION
SDA
SDA = 0, SCL = 1
Set S
Less than TBRG
TBRG
SDA pulled low by other master.
Reset BRG and assert SDA.
Set SSPIF
SCL
SEN
BCLIF
S
SCL pulled low after BRG
time-out
Set SEN, enable Start
sequence if SDA = 1, SCL = 1
â0â
S
SSPIF
SDA = 0, SCL = 1,
set SSPIF
Interrupts cleared
in software
ï£ 2001-2013 Microchip Technology Inc.
DS39582C-page 107
|
▷ |