English
Language : 

24AA512_08 Datasheet, PDF (1/28 Pages) Microchip Technology – 512K I2C™ CMOS Serial EEPROM
24AA512/24LC512/24FC512
512K I2C™ CMOS Serial EEPROM
Device Selection Table
Part
Number
VCC
Range
Max. Clock
Frequency
24AA512 1.7-5.5V 400 kHz(1)
24LC512
24FC512
2.5-5.5V
1.7-5.5V
400 kHz
1 MHz(2)
Note 1: 100 kHz for VCC < 2.5V
2: 400 kHz for VCC < 2.5V
Temp.
Ranges
I
I, E
I
Features:
• Single Supply with Operation Down to 1.7V for
24AA512 and 24FC512 Devices, 2.5V for
24LC512 Devices
• Low-Power CMOS Technology:
- Active current 400 uA, typical
- Standby current 100 nA, typical
• 2-Wire Serial Interface, I2C™ Compatible
• Cascadable for up to Eight Devices
• Schmitt Trigger Inputs for Noise Suppression
• Output Slope Control to Eliminate Ground Bounce
• 100 kHz and 400 kHz Clock Compatibility
• Page Write Time 5 ms max.
• Self-Timed Erase/Write Cycle
• 128-Byte Page Write Buffer
• Hardware Write-Protect
• ESD Protection >4000V
• More than 1 Million Erase/Write Cycles
• Data Retention > 200 years
• Packages Include 8-lead PDIP, SOIJ and DFN
• Pb-Free and RoHS Compliant
• Temperature Ranges:
- Industrial (I): -40°C to +85°C
- Automotive (E):-40°C to +125°C
* 24XX512 is used in this document as a generic part
number for the 24AA512/24LC512/24FC512 devices.
Description:
The Microchip Technology Inc. 24AA512/24LC512/
24FC512 (24XX512*) is a 64K x 8 (512 Kbit) Serial
Electrically Erasable PROM, capable of operation
across a broad voltage range (1.7V to 5.5V). It has
been developed for advanced, low-power applications
such as personal communications and data acquisi-
tion. This device also has a page write capability of up
to 128 bytes of data. This device is capable of both
random and sequential reads up to the 512K boundary.
Functional address lines allow up to eight devices on
the same bus, for up to 4 Mbit address space. This
device is available in the standard 8-pin plastic DIP,
SOIJ and DFN packages.
Block Diagram
A0 A1 A2 WP
HV Generator
I/O
Control
Logic
Memory
Control
Logic
XDEC
EEPROM
Array
Page Latches
I/O SCL
SDA
VCC
VSS
YDEC
Sense Amp.
R/W Control
Package Type
PDIP
SOIJ
A0 1
A1 2
A2 3
VSS 4
8 VCC A0
1
7 WP A1 2
6 SCL A2 3
5 SDA VSS 4
8 VCC
7 WP
6 SCL
5 SDA
DFN
A0 1
A1 2
A2 3
VSS 4
8 VCC
7 WP
6 SCL
5 SDA
© 2008 Microchip Technology Inc.
DS21754J-page 1