ML4826 Datasheet, PDF (8/16 Pages) Fairchild Semiconductor – PFC and Dual Output PWM Controller Combo

ML4826
FUNCTIONAL DESCRIPTION (Continued)
3) The output of the voltage error amplifier, VEAO. The
gain modulator responds linearly to variations in this
voltage.
The output of the gain modulator is a current signal, in the
form of a full wave rectified sinusoid at twice the line
frequency. This current is applied to the virtual-ground
(negative) input of the current error amplifier. In this way
the gain modulator forms the reference for the current
error loop, and ultimately controls the instantaneous
current draw of the PFC from the power line. The general
form for the output of the gain modulator is:
I_GAINMOD
≅
I_AC × VEAO
V_RMS2
× 1V
More exactly, the output current of the gain modulator is
given by:
( ) ^IGAINMOD ^{≅ K × VEAO – 1.5V × I}AC
(1)
where K is in units of V^-1.
Note that the output current of the gain modulator is
limited to ≅ 200µA.
Current Error Amplifier
The current error amplifier’s output controls the PFC duty
cycle to keep the current through the boost inductor a
linear function of the line voltage. At the inverting input to
the current error amplifier, the output current of the gain
modulator is summed with a current which results from a
negative voltage being impressed upon the I_SENSE pin
(current into I_SENSE ≅ V_SENSE/3.5kΩ). The negative voltage
on I_SENSE represents the sum of all currents flowing in the
PFC circuit, and is typically derived from a current sense
resistor in series with the negative terminal of the input
bridge rectifier. In higher power applications, two current
transformers are sometimes used, one to monitor the I_D of
the boost MOSFET(s) and one to monitor the I_F of the
boost diode. As stated above, the inverting input of the
current error amplifier is a virtual ground. Given this fact,
and the arrangement of the duty cycle modulator polarities
internal to the PFC, an increase in positive current from
the gain modulator will cause the output stage to increase
its duty cycle until the voltage on I_SENSE is adequately
negative to cancel this increased current. Similarly, if the
gain modulator’s output decreases, the output duty cycle
will decrease, to achieve a less negative voltage on the
I_SENSE pin.
There is a modest degree of gain contouring applied to the
transfer characteristic of the current error amplifier, to
increase its speed of response to current-loop
perturbations. However, the boost inductor will usually be
VREF
PFC
OUTPUT
20
11
VEAO
AGND
1
IEAO
VFB
VEA
19
-
IEA
2.5V +
-
+
IAC
+
-
2
VRMS
4
GAIN
MODULATOR
ISENSE
3
Figure 2. Compensation Network Connections for the
Voltage and Current Error Amplifiers
the dominant factor in overall current loop response.
Therefore, this contouring is significantly less marked than
that of the voltage error amplifier. This is illustrated in the
Typical Performance Characteristics.
Cycle-By-Cycle Current Limiter
The I_SENSE pin, as well as being a part of the current
feedback loop, is a direct input to the cycle-by-cycle
current limiter for the PFC section. Should the input
voltage at this pin ever be more negative than -1V, the
output of the PFC will be disabled until the protection
flip-flop is reset by the clock pulse at the start of the next
PFC power cycle.
Overvoltage Protection
The OVP comparator serves to protect the power circuit
from being subjected to excessive voltages if the load
should suddenly change. A resistor divider from the high
voltage DC output of the PFC is fed to V_FB. When the
voltage on V_FB exceeds 2.7V, the PFC output driver is shut
down. The PWM section will continue to operate. The
OVP comparator has 125mV of hysteresis, and the PFC
will not restart until the voltage at V_FB drops below 2.58V.
The V_FB should be set at a level where the active and
passive external power components and the ML4826 are
within their safe operating voltages, but not so low as to
interfere with the boost voltage regulation loop.
8