English
Language : 

MIC22601 Datasheet, PDF (2/18 Pages) Micrel Semiconductor – 4 MHz, 6A Integrated Switch Synchronous Buck Regulator
Micrel, Inc.
MIC22601
Ordering Information
Part Number
Voltage Junction Temp. Range
Package
Lead Finish
MIC22601YML
Adj.
–40° to +125°C
24-Pin 4x4 MLF®
Pb-Free
Note: MLF® is a GREEN RoHS compliant package. Lead finish is NiPdAu. Mold compound is Halogen Free.
Pin Configuration
PVIN
EN
DELAY
RC
POR
PVIN
PVIN
SVIN
EP
SGND
COMP
FB
PVIN
24-Pin 4mm x 4mm MLF® (ML)
Pin Description
Pin Number
1, 6, 13, 18
17
2
4
14
15
5
7, 12, 19, 24
16
3
8, 9, 10, 11,
20, 21, 22, 23
EP
Pin Name
PVIN
SVIN
EN
RC
FB
COMP
POR/PG
PGND
SGND
DELAY
SW
GND
Pin Name
Power Supply Voltage (Input): Requires bypass capacitor to GND.
Signal Power Supply Voltage (Input): Requires bypass capacitor-to-
GND.
Enable/Delay (Input): This pin has a 1.24V band gap reference. When
the pin is pulled higher than this the part will start up. Below this voltage
the device is in its low quiescent current mode. The pin has a 1µA
current source charging it to VIN. By adding a capacitor to this pin a
delay may easily be generated. The enable function will not operate with
an input voltage lower than the min specified.
Ramp Control: A capacitor-to-ground from this pin determines the slew
rate of the output voltage during start-up. This can be used for tracking
capability as well as soft start.
Feedback: Input to the error amplifier, connect to the external resistor
divider network to set the output voltage.
Compensation pin (Input): Place a RC-to-GND to compensate the
device, refer to the applications section.
Power On Reset (Output): Open-drain output device indicates when the
output is out of regulation and is active after the delay set by the delay
pin. High when the Power is Good
Power Ground (Signal): Ground
Signal Ground (Signal): Ground
Delay (Input): Add a capacitor to set the delay from FB reaching 90%
nominal to POR asserting high.
Switch (Output): Internal power MOSFET output switches.
Exposed Pad (Power): Must make a full connection to a GND plane for
full output power to be realized.
May 2009
2
M9999-050509-A