SY89538L_08 Datasheet, PDF (1/23 Pages) Micrel Semiconductor – 3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer

SY89538L
3.3V, Precision LVPECL and LVDS
Programmable Multiple Output Bank Clock
Synthesizer and Fanout Buffer with Zero Delay
General Description
The SY89538L integrated programmable clock
synthesizer and fanout is part of a precision PLL-
based clock generation family optimized for
enterprise switch, router, and multiprocessor server
applications. This family is ideal for generating
internal system timing requirements up to 750MHz for
multiple ASICs, FPGAs, and NPUs. These devices
integrate the following blocks into a single monolithic
IC:
• PLL (Phase-Lock-Loop) based synthesizer
• Zero-delay MUX and feedback capability
• 1:4 LVPECL fanout
• 1:3 LVDS fanout
• Clock generator (dividers)
• Logic translation (LVPECL, LVDS)
• Five-independently programmable output
banks
This level of integration minimizes additive jitter and
part-to-part skew associated with discrete
alternatives, resulting in superior system-level timing
with reduced board space and power. For
applications that do not require a zero-delay function,
see the SY89537L.
All support documentation can be found on
Micrel’s web site at: www.micrel.com.
Applications
• Enterprise routers, switches, servers and
workstations
• Parallel processor-based systems
• Internal system clock generation for ASICs, NPUs
and FPGAs
Markets
• LAN/WAN
• Enterprise servers
• Test and measurement
Features
Precision Edge^®
• Integrated programmable synthesizer with multiple
output dividers, fanout buffers, and clock drivers
• Zero-delay capability: 29.375MHz to 756MHz
• Reference clock input: 9.325MHz to 756MHz
• Input MUX accepts a reference and a crystal
(XTAL) source
– Ideal for reference backup clock source or
system test frequency source
– Patent-pending unique input MUX isolates XTAL
and reference inputs which minimizes crosstalk
• Guaranteed AC performance:
– Output frequency range: 29.375MHz to 756MHz
– <150ps_PP total jitter
– <6ps_RMS cycle-to-cycle jitter (XTAL Input)
– <8ps_PP deterministic jitter
– <0.7ps_RMS crosstalk induced jitter
– <75ps output-to-output skew
• TTL/CMOS-compatible control logic
• Five-independently programmable output
frequency banks:
– Four differential LVPECL output banks
– One differential LVDS output bank with three
output pairs
• Output bank synchronization control pin
• Output enable
• 3.3V ±10% power supply (2.5V output capable)
• Guaranteed over the industrial temperature range
(-40°C to +85°C)
• Available in a 64-pin EPAD-TQFP
Precision Edge is a registered trademark of Micrel, Inc.
MLF and MicroLeadFrame are registered trademarks of Amkor Technology.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel [phone] • fax + 1 [phone] • http://www.micrel.com
January 2008
M9999-010808-E
[e-mail] or [phone]