SY10EL51_05 Datasheet, PDF (1/4 Pages) Micrel Semiconductor – DIFFERENTIAL CLOCK D FLIP-FLOP

Micrel, Inc.
DIFFERENTIAL
CLOCK D FLIP-FLOP
SY10EL51
SY1^S0^YE¹⁰L⁰5^E1^L51
SY100EL51
FEATURES
s 475ps propagation delay
s 2.8GHz toggle frequency
s Internal 75KΩ input pull-down resistors
s Available in 8-pin SOIC package
DESCRIPTION
The SY10/100EL51 are differential clock D flip-flops
with reset. These devices are functionally similar to the
E151 devices, with higher performance capabilities. With
propagation delays and output transition times
significantly faster than the E151, the EL51 is ideally
suited for those applications which require the ultimate
in AC performance.
The reset input is an asynchronous, level triggered
signal. Data enters the master portion of the flip-flop
when the clock is LOW and is transferred to the slave,
and thus the outputs, upon a positive transition of the
clock. The differential clock inputs of the EL51 allow the
device to be used as a negative edge triggered flip-flop.
The differential input employs clamp circuitry to
maintain stability under open input (pulled down to VEE)
conditions.
PIN NAMES
Pin
R
D
CLK
Q
Function
Reset Input
Data Input
Clock Input
Data Output
TRUTH TABLE⁽¹⁾
D
R
CLK
Q
L
L
Z
L
H
L
Z
H
X
H
X
L
NOTE:
1. Z = LOW-to-HIGH transition.
M9999-121205
[e-mail] or [phone]
11
Rev.: G Amendment: /0
Issue Date: December 2005