SY10E154_06 Datasheet, PDF (1/4 Pages) Micrel Semiconductor – 5-BIT 2:1 MUX-LATCH

Micrel, Inc.
5-BIT 2:1
MUX-LATCH
SY10E154
SY1^S0^YE¹⁰1⁰5^E4¹⁵⁴
SY100E154
FEATURES
s 750ps max. LEN to output
s Extended 100E VEE range of –4.2V to –5.5V
s 700ps max. D to output
s Differential outputs
s Asynchronous Master Reset
s Dual latch-enables
s Fully compatible with industry standard 10KH,
100K ECL levels
s Internal 75KΩ input pulldown resistors
s Fully compatible with Motorola MC10E/100E154
s Available in 28-pin PLCC package
BLOCK DIAGRAM
D0a
D0b
D1a
D1b
D2a
D2b
D3a
D3b
D4a
D4b
SEL
LEN1
LEN2
MR
MUX
SEL
MUX
SEL
MUX
SEL
MUX
SEL
MUX
SEL
DQ
Q0
EQ
Q0
NR
DQ
Q1
EQ
Q1
NR
DQ
Q2
EQ
Q2
NR
DQ
Q3
EQ
Q3
NR
DQ
Q4
EQ
Q4
NR
DESCRIPTION
The SY10/100E154 offer five 2:1 multiplexers followed
by latches with differential outputs, designed for use in
new, high-performance ECL systems. The two external
Latch-Enable signals (LEN1, LEN2) are gated through a
logical OR operation before use as control for the five
latches. When both LEN1 and LEN2 are at a logic LOW, the
latches are transparent, thus presenting the data from the
multiplexers at the output pins. If either LEN1 or LEN2 (or
both) are at a logic HIGH, the outputs are latched.
The multiplexer operation is controlled by the SEL(Select)
signal which selects one of the two bits of input data at each
mux to be passed through.
The MR (Master Reset) signal operates asynchronously
to make all Q outputs go to a logic LOW.
PIN NAMES
Pin
D0a–D4a
D0b–D4b
SEL
LEN1, LEN2
MR
Q0–Q4
Q0–Q4
VCCO
Function
Input Data a
Input Data b
Data Select Input
Latch Enables
Master Reset
True Outputs
Inverted Outputs
VCC to Output
M9999-032006
[e-mail] or [phone]
1
Rev.: E
Amendment: /0
Issue Date: March 2006