English
Language : 

MIC5800 Datasheet, PDF (1/6 Pages) Micrel Semiconductor – 4/8-Bit Parallel-Input Latched Drivers
MIC5800/5801
Micrel
MIC5800/5801
4/8-Bit Parallel-Input Latched Drivers
General Description
Features
The MIC5800/5801 latched drivers are high-voltage, high- • 4.4MHz Minimum Data Input Rate
current integrated circuits comprised of four or eight CMOS • High-Voltage, Current Sink Outputs
data latches, a bipolar Darlington transistor driver for each • Output Transient Protection
latch, and CMOS control circuitry for the common CLEAR, • CMOS, PMOS, NMOS, and TTL Compatible Inputs
STROBE, and OUTPUT ENABLE functions.
• Internal Pull-Down Resistors
The bipolar/MOS combination provides an extremely low- • Low-Power CMOS Latches
power latch with maximum interface flexibility. MIC5800
contains four latched drivers; MIC5801 contains eight latched
drivers.
Data input rates are greatly improved in these devices. With
a 5V supply, they will typically operate at better than 5MHz.
With a 12V supply, significantly higher speeds are
obtained.The CMOS inputs are compatible with standard
CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may
require the use of appropriate pull-up resistors. The bipolar
outputs are suitable for use with relays, solenoids, stepping
motors, LED or incandescent displays, and other high-power
Ordering Information
Part Number
Temperature Range
Package
MIC5800BN
MIC5800BM
MIC5801BN
5962-8764001WA1
MIC5801BV
MIC5801BWM
– 40°C to + 85°C
– 40°C to + 85°C
– 40°C to +85°C
– 55°C to +125°C
– 40°C to + 85°C
– 40°C to +85°C
14–Pin Plastic DIP
14–Pin SOIC
22–Pin Plastic DIP
22–Pin CERDIP
28–Pin PLCC
24–Pin SOIC
1 Standard Military Drawing number for MIC5801AJBQ
loads.Both units have open-collector outputs and integral
diodes for inductive load transient suppression. The output
transistors are capable of sinking 500mA and will sustain at
least 50V in the OFF state. Because of limitations on package
power dissipation, the simultaneous operation of all drivers at
maximum rated current can only be accomplished by a
reduction in duty cycle. Outputs may be paralleled for higher
load current capability.
7
Functional Diagram
VDD
INn
STROBE
COMMON
OUTn
CLEAR
GND
OUTPUT
ENABLE
October 1998
COMMON MOS
CONTROL
TYPICAL MOS
LATCH
7-11
TYPICAL BIPOLAR
DRIVER