English
Language : 

MAX9271 Datasheet, PDF (9/49 Pages) Maxim Integrated Products – 16-Bit GMSL Serializer with Coax or STP Cable Drive
MAX9271
16-Bit GMSL Serializer with Coax or
STP Cable Drive
AC ELECTRICAL CHARACTERISTICS (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100I Q1% (differential), EP connected to PCB ground (GND),
TA = -40NC to +105NC, unless otherwise noted. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25NC)
PARAMETER
SYMBOL
I2C/UART AND GPIO PORT TIMING
I2C/UART Bit Rate
Output Rise Time
tR
Output Fall Time
tF
Input Setup Time
tSET
Input Hold Time
tHOLD
SWITCHING CHARACTERISTICS (Note 6)
Differential Output Rise/Fall
Time
tR, tF
CONDITIONS
30% to 70%, CL = 10pF to 100pF,
1kI pullup to IOVDD
70% to 30%, CL = 10pF to 100pF,
1kI pullup to IOVDD.
I2C only (Figure 6, Note 6)
I2C only (Figure 6, Note 6)
20% to 80%, VOD R 400Mv, RL = 100I,
serial-bit rate = 1.5Gbps
MIN TYP MAX UNITS
9.6
1000 kbps
20
120
ns
20
120
ns
100
ns
0
ns
250
ps
Total Serial Output Jitter
(Differential Output)
tTSOJ1
1.5Gbps PRBS signal, measured at
VOD = 0V differential, preemphasis
disabled (Figure 7)
0.25
UI
Deterministic Serial Output Jitter
(Differential Output)
tDSOJ2
1.5Gbps PRBS signal, measured at
VOD = 0V differential, preemphasis
disabled (Figure 7)
0.15
UI
Total Serial Output Jitter
(Single-Ended Output)
tTSOJ1
1.5Gbps PRBS signal, measured at VO/2,
preemphasis disabled (Figure 3)
0.25
UI
Deterministic Serial Output Jitter
(Single-Ended Output)
tDSOJ2
1.5Gbps PRBS signal, measured at VO/2,
preemphasis disabled (Figure 3)
0.15
UI
Parallel Data Input Setup Time
tSET
(Figure 8)
2
Parallel Data Input Hold Time
tHOLD (Figure 8)
1
GPI-to-GPO Delay
tGPIO
Deserializer GPI to serializer GPO
(Figure 9)
ns
ns
350
Fs
Serializer Delay (Note 7)
Link Start Time
Power-Up Time
tSD
tLOCK
tPU
(Figure 10)
(Figure 11)
(Figure 12)
Spread spectrum enabled
Spread spectrum disabled
6880
Bits
3040
2
ms
7
ms
Note 2: To provide a midlevel, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current
must be less than Q10µA.
Note 3: IIN min due to voltage drop across the internal pullup resistor.
Note 4: Specified pin to ground.
Note 5: Specified pin to all supply/ground.
Note 6: Guaranteed by design and not production tested.
Note 7: Measured in serial link bit times. Bit time = 1/(30 x fPCLKIN) for BWS = 0. Bit time = 1/(40 x fPCLKIN) for BWS = 1.
  9