English
Language : 

MAX6917_05 Datasheet, PDF (7/31 Pages) Maxim Integrated Products – I2C-Compatible RTC with Microprocessor Supervisor, Alarm, and NV RAM Controller
I2C-Compatible RTC with Microprocessor
Supervisor, Alarm, and NV RAM Controller
AC ELECTRICAL CHARACTERISTICS (continued)
(VCC = VCC(MIN) to VCC(MAX), TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
I2C serial interface is operational for VCC > VRST.
See the Detailed Description section (VOUT function).
IBATT is specified with SDA = SCL = VCC, CE_IN = WDI = GND, VOUT , CE_OUT, and MR floating. ICCS is specified with SDA =
SCL = VCC, CE_IN = WDI = GND, VOUT, CE_OUT, and MR floating.
I2C serial interface operating at 400kHz, SDA pulled high, and WDI = VCC or GND, VOUT and CE_OUT floating.
For OUT switchover to BATT, VCC must fall below VRST and VBATT. For OUT switchover to VCC, VCC must be above VRST or
above VBATT.
Guaranteed by design. Not subject to production testing.
Note 9: All values are referred to VIH (MIN) and VIL(MAX) levels.
Note 10: Minimum SCL clock frequency is limited by the MAX6917 bus timeout feature, which resets the serial bus interface if either
SDA or SCL is held low for 1s to 2s. When using the burst read or write command, all 96 bytes of RAM must be read/written
within the timeout period. See the Timeout Feature section.
Note 11: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIH(MIN) of the SCL signal) to
bridge the undefined region of the falling edge of SCL.
Note 12: Cb is the total capacitance of one bus line in pF.
Note 13: The maximum tF for the SDA and SCL bus lines is specified at 300ns. The maximum fall time for the SDA output stage tF is
specified at 250ns. This allows series-protection resistors to be connected between the SDA/SCL pins and the SDA/SCL bus
lines without exceeding the maximum specified tF.
Note 14: The maximum tHD:DAT only has to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
Typical Operating Characteristics
(VCC = 3V, VBATT = 3V, TA = +25°C, unless otherwise noted.)
VCC-TO-OUT VOLTAGE vs. TEMPERATURE
40
BATT-TO-OUT VOLTAGE vs. TEMPERATURE
10
35
VCC = 3V
30
VBATT = 0V
IOUT = 35mA
9
8
7
VCC = 0V
VBATT = 3V
6
IOUT = 800µA
25
5
20
VCC = 3.3V
VBATT = 0V
IOUT = 35mA
15
4
3
2
VCC = 0V
VBATT = 2V
1
IOUT = 400µA
10
-40
15
10
35
60
85
TEMPERATURE (°C)
0
-40
15
10
35
60
85
TEMPERATURE (°C)
TIMEKEEPING CURRENT
vs. TEMPERATURE
1.6
VBATT = 3V
1.4
TIMEKEEPING CURRENT
vs. TEMPERATURE
1.6
VBATT = 3V
1.4
1.2
1.2
1.0
1.0
0.8
SCL = SDA = VCC = 0V
0.6
1Hz, 32kHz OUTPUTS DISABLED
XTAL FAIL DISABLED
0.4
-40
15
10
35
60
85
TEMPERATURE (°C)
0.8
SCL = SDA = VCC = 0V
0.6
1Hz, 32kHz OUTPUTS DISABLED
XTAL FAIL ENABLED
0.4
-40
15
10
35
60
85
TEMPERATURE (°C)
_______________________________________________________________________________________ 7