English
Language : 

MAX4238 Datasheet, PDF (4/10 Pages) Maxim Integrated Products – Ultra-Low Offset/Drift, Low-Noise, Precision SOT23 Amplifiers
Ultra-Low Offset/Drift, Low-Noise,
Precision SOT23 Amplifiers
ELECTRICAL CHARACTERISTICS
(2.7V ≤ VCC ≤ 5.5V, VCM = GND = 0V, VOUT = VCC/2, RL = 10kΩ connected to VCC/2, SHDN = VCC, TA = -40°C to +125°C, unless other-
wise noted.) (Note 5)
PARAMETER
Input Offset Voltage
Input Offset Drift
Common-Mode Input Voltage
Range
SYMBOL
VOS (Note 1)
TCVOS (Note 1)
CONDITIONS
TA = -40°C to +85°C
TA = -40°C to +125°C
VCM Inferred from CMRR test
MIN
GND -
0.05
TYP
10
MAX
2.5
3.5
VCC -
1.4
UNITS
µV
nV/°C
V
GND - 0.05V ≤ TA = -40°C to +85°C
115
Common-Mode Rejection Ratio
CMRR VCM ≤ VCC -
dB
1.4V (Note 1) TA = -40°C to +125°C
90
Power-Supply Rejection Ratio
PSRR 2.7V ≤ VCC ≤ 5.5V (Note 1)
120
dB
Large-Signal Voltage Gain
Output Voltage Swing
Output Leakage Current
Supply Voltage Range
Supply Current
Shutdown Logic High
Shutdown Logic Low
Shutdown Input Current
AVOL
RL = 10kΩ, TA = -40°C to +85°C
125
0.1V ≤ VOUT
≤ VCC - 0.1V
(Note 1)
TA = -40°C to +125°C
95
RL = 1kΩ
(Note 1)
0.1V ≤ VOUT ≤ VCC - 0.1V, 120
TA = -40°C to +85°C
0.2V ≤ VOUT ≤ VCC - 0.2V, 80
TA = -40°C to +125°C
VOH/VOL
RL = 10kΩ
VCC - VOH
VOL
RL = 1kΩ
VCC - VOH
VOL
0V ≤ VOUT ≤ VCC, SHDN = GND (Note
VCC Inferred by PSRR test
2.7
ICC
SHDN = VCC, no load, VCC = 5.5V
SHDN = GND, VCC = 5.5V
VIH
2.2
VIL
0V ≤ V SHDN ≤ VCC
dB
dB
20
20
mV
100
100
2
µA
5.5
V
900
µA
2
V
0.7
V
2
µA
Note 1: Guaranteed by design. Thermocouple and leakage effects preclude measurement of this parameter during production
testing. Devices are screened during production testing to eliminate defective units.
Note 2: IN+ and IN- are gates to CMOS transistors with typical input bias current of 1pA. CMOS leakage is so small that it is
impractical to test and guarantee in production. Devices are screened during production testing to eliminate defective units.
Note 3: Leakage does not include leakage through feedback resistors.
Note 4: Overload recovery time is the time required for the device to recover from saturation when the output has been
driven to either rail.
Note 5: Specifications are 100% tested at TA = +25°C, unless otherwise noted. Limits over temperature are guaranteed by design.
4 _______________________________________________________________________________________