MAX1429 Datasheet, PDF (4/18 Pages) Maxim Integrated Products – 15-Bit, 100Msps ADC with -77.7dBFS Noise Floor for Baseband Applications

15-Bit, 100Msps ADC with -77.7dBFS
Noise Floor for Baseband Applications
ELECTRICAL CHARACTERISTICS (continued)
(AV_CC = 5V, DV_CC = DRV_CC = 2.5V, GND = 0, INP and INN driven differentially with -1dBFS, CLKP and CLKN driven differentially
with a 2V_P-P sinusoidal input signal, C_L = 5pF at digital outputs, f_CLK = 100MHz, T_A = T_MIN to T_MAX, unless otherwise noted. Typical
values are at T_A = +25°C, unless otherwise noted. ≥+25°C guaranteed by production test, <+25°C guaranteed by design and char-
acterization.)
PARAMETER
SYMBOL
TIMING CHARACTERISTICS (DV_CC = DRV_CC = 3.3V)
CLKP/CLKN Duty Cycle
Duty Cycle
Effective Aperture Delay
t_AD
Output Data Delay
Data Valid Delay
t_DAT
t_DAV
(Note 3)
(Note 3)
Pipeline Latency
t_LATENCY
CONDITIONS
MIN TYP MAX UNITS
50 ±5
%
230
ps
2.8
4.1
6.5
ns
5.3
6.3
8.6
ns
3
Clock
cycles
CLKP Rising Edge to DATA Not
Valid
t_DNV (Note 3)
2.5
3.4
5.2
ns
CLKP Rising Edge to DATA Valid
(guaranteed)
t_DGV (Note 3)
3.2
4.4
7.4
ns
DATA Setup Time (Before DAV
Rising Edge)
t_SETUP (Note 3)
t_CLKP + t_CLKP + t_CLKP +
ns
0.2
1.7
2.8
DATA Hold Time (After DAV
Rising Edge)
POWER REQUIREMENTS
t_HOLD (Note 3)
t_CLKN - t_CLKN - t_CLKN -
ns
3.5
2.7
2.0
Analog Supply Voltage Range
AV_CC
5
±3%
V
Digital-Supply Voltage Range
DV_CC (Note 2)
2.3 to
2.5
V
Output-Supply Voltage Range
Analog Supply Current
Digital + Output Supply Current
Total Power Dissipation
DRV_CC (Note 2)
I_AVCC
I_DVCC +
I_DRVCC
PDISS
f_CLK = 100MHz, C_L = 5pF
2.3 to
2.5
V
390 440
mA
38
44
mA
2045
mW
Note 1: Dynamic performance is based on a 32,768-point data record with a sampling frequency of f_SAMPLE = 100.007936MHz, an
input frequency of f_IN = f_SAMPLE x (4915/32768) = 15.000580MHz, and a frequency bin size of 3052Hz. Close-in (f_IN ±
36.6kHz) and low-frequency (DC to 73.2kHz) bins are excluded from the spectrum analysis.
Note 2: Apply the same voltage levels to DV_CC and DRV_CC.
Note 3: Guaranteed by design and characterization.
4 _______________________________________________________________________________________