MAX1072_09 Datasheet, PDF (4/18 Pages) Maxim Integrated Products – 1.8Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs

1.8Msps, Single-Supply, Low-Power,
True-Differential, 10-Bit ADCs
TIMING CHARACTERISTICS
(V_DD = +5V ±5%, V_L = V_DD, V_REF = 4.096V, f_SCLK = 28.8MHz, 50% duty cycle, T_A = -40°C to +85°C, unless otherwise noted. Typical
values are at T_A = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
SCLK Pulse-Width High
SCLK Pulse-Width Low
SCLK Rise to DOUT Transition
DOUT Remains Valid After SCLK
CNVST Fall to SCLK Fall
CNVST Pulse Width
Power-Up Time; Full Power-Down
Restart Time; Partial Power-Down
t_CH
t_CL
t_DOUT
t_DHOLD
t_SETUP
t_CSW
T_PWR-UP
t_RCV
V_L = 1.8V to V_DD
V_L = 1.8V to V_DD
C_L = 30pF, V_L = 4.75V to V_DD
C_L = 30pF, V_L = 2.7V to V_DD
C_L = 30pF, V_L = 1.8V to V_DD
V_L = 1.8V to V_DD
V_L = 1.8V to V_DD
V_L = 1.8V to V_DD
15.6
15.6
4
10
20
2
16
ns
ns
14
17
ns
24
ns
ns
ns
ms
Cycles
Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and the offset
error have been nulled.
Note 2: No missing codes over temperature.
Note 3: Conversion time is defined as the number of clock cycles (16) multiplied by the clock period.
Note 4: At sample rates below 10ksps, the input full-linear bandwidth is reduced to 5kHz.
Note 5: The listed value of three SCLK cycles is given for full-speed continuous conversions. Acquisition time begins on the 14th ris-
ing edge of SCLK and terminates on the next falling edge of CNST. The IC idles in acquisition mode between conversions.
Note 6: Undersampling at the maximum signal bandwidth requires the minimum jitter spec for SINAD performance.
Note 7: Digital supply current is measured with the V_IH level equal to V_L, and the V_IL level equal to GND.
CNVST
SCLK
t_SETUP
DOUT
t_{CL tCH}
t_DHOLD
t_DOUT
V_L
t_CSW
DOUT
6kΩ
DOUT
6kΩ
C_L
GND
a) HIGH-Z TO V_OH, V_OL TO V_OH,
AND V_OH TO HIGH-Z
C_L
GND
b) HIGH-Z TO V_OL, V_OH TO V_OL,
AND V_OL TO HIGH-Z
Figure 1. Detailed Serial-Interface Timing
Figure 2. Load Circuits for Enable/Disable Times
4 _______________________________________________________________________________________