English
Language : 

MAX17035 Datasheet, PDF (27/27 Pages) Maxim Integrated Products – High-Frequency, Low-Cost SMBus Chargers
High-Frequency,
Low-Cost SMBus Chargers
Ideally, surface-mount power components are flush
against one another with their ground terminals almost
touching. These high-current grounds are then con-
nected to each other with a wide, filled zone of top-layer
copper, so they do not go through vias. The resulting
top-layer subground plane is connected to the normal
inner-layer ground plane at the paddle. Other high-
current paths should also be minimized, but focusing
primarily on short ground and current-sense connections
eliminates about 90% of all PCB layout problems.
Place the IC and signal components. Keep the main
switching node (LX node) away from sensitive analog
components (current-sense traces and REF capacitor).
Important: The IC must be no further than 10mm from
the current-sense resistors. Quiet connections to REF,
CCV, CCI, ACIN, and DCIN should be returned to a
separate ground (GND) island. The appropriate traces
are marked on the schematic with the () ground symbol.
There is very little current flowing in these traces, so the
ground island need not be very large. When placed on
an inner layer, a sizable ground island can help simplify
the layout because the low current connections can be
made through vias. The ground pad on the backside
of the package should also be connected to this quiet
ground island.
Keep the gate drive traces (DHI and DLO) as short as
possible (L < 20mm), and route them away from the
current-sense lines and REF. These traces should also
be relatively wide (W > 1.25mm).
Place ceramic bypass capacitors close to the IC. The
bulk capacitors can be placed further away. Place the
current-sense input filter capacitors under the part,
connected directly to the GND pin.
Use a single-point star ground placed directly below the
part at the PGND pin. Connect the power ground (ground
plane) and the quiet ground island at this location.
Refer to the MAX17035 EV kit layout for a layout example.
PROCESS: BiCMOS
Chip Information
Package Information
For the latest package outline information and land patterns, go
to www.maxim-ic.com/packages.
PACKAGE TYPE PACKAGE CODE DOCUMENT NO.
24 TQFN
T2444-4
21-0139
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied.
Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
27
©  2009 Maxim Integrated Products
Maxim is a registered trademark of Maxim Integrated Products, Inc.