DS26528 Datasheet, PDF (217/269 Pages) Maxim Integrated Products – Octal T1/E1/J1 Transceiver

DS26528 Octal T1/E1/J1 Transceiver
Register Name:
Register Description:
Register Address:
LRSR
LIU Real Status Register
1003H + (20h x n): where n = 0 to 7, for Ports 1 to 8
Bit #
7
Name
--
Default
0
6
5
4
3
2
1
0
--
OEQ
UEQ
--
SCS
OCS LOSS
0
0
0
0
0
0
0
Bit 5 : Over Equalized (OEQ). The equalizer is over equalized. This can happen if there very large unexpected
resistive loss. This could result if monitor mode is used and the device is not placed in monitor mode. This indicator
provides more qualitative information to the receive loss indicators.
Bit 4 : Under Equalized (UEQ). The equalizer is under equalized. A signal with a very high resistive gain is being
applied. This indicator provides more qualitative information to the receive loss indicators.
Bit 2: Short Circuit Status (SCS). A real-time bit set when the LIU detects that the TTIP and TRING outputs are
short-circuited. The load resistance has to be 25W (typically) or less for short circuit detection.
Bit 1: Open Circuit Status (OCS). A real-time bit set when the LIU detects that the TTIP and TRING outputs are
open-circuited.
Bit 0: Loss of Signal Status (LOS). A real-time bit set when the LIU detects a LOS condition at RTIP and RRING.
217 of 269