DS1085L Datasheet, PDF (18/21 Pages) Maxim Integrated Products – 3.3V EconOscillator Frequency Synthesizer

DS1085L
AC ELECTRICAL CHARACTERISTICS: 2-WIRE INTERFACE
(V_CC = 3.3V ±10%, T_A = 0°C to +70°C.)
PARAMETER
SYMBOL CONDITION MIN TYP MAX UNITS NOTES
SCL Clock Frequency
f_SCL
Fast mode
Standard mode
400
100
kHz
14
Bus Free Time Between
Fast mode
1.3
a STOP and START
t_BUF
ms
Condition
Standard mode
4.7
Hold Time (Repeated)
START Condition
t_HD:STA
Fast mode
Standard mode
0.6
4.0
ms
11
LOW Period of SCL
t_LOW
Fast mode
Standard mode
1.3
4.7
ms
HIGH Period of SCL
t_HIGH
Fast mode
Standard mode
0.6
4.0
ms
Setup Time for a
Repeated START
t_SU:STA Fast mode
0.6
Standard mode
4.7
ms
Data Hold Time
t_HD:DAT
Fast mode
Standard mode
0
0
0.9
ms
12, 13
Data Setup Time
t_SU:DAT
Fast mode
Standard mode
100
250
ns
14
Rise Time of Both SDA
and SCL Signals
Fast mode
t_R
Standard mode ^{20 + 0.1CB}
300
1000
ns
15
Fall Time of Both SDA
and SCL Signals
t_F
Fast mode
Standard mode ^{20 + 0.1CB}
300
1000
ns
15
Setup Time for STOP
t_SU:STO
Fast mode
Standard mode
0.6
4.0
ms
Capacitive Load for
Each Bus Line
C_B
400 pF
15
NV Write-Cycle Time
t_WR
10 ms
16
NOTES:
1) All voltages are referenced to ground.
2) This is the absolute accuracy of the output frequency at the default settings.
3) This is the percent frequency change that is observed in output frequency with changes in voltage
from nominal voltage at a temperature of T_A = +25°C.
4) This is the percentage frequency change from the +25°C frequency due to temperature at a nominal
voltage of 3.3V.
5) The maximum temperature change varies with the master frequency setting. The minimum occurs at
the default master frequency (f_default). The maximums occur at the extremes of the master oscillator
frequency range (33MHz or 66MHz) (see Figure 5).
6) The integral nonlinearity of the frequency adjust DAC is a measure of the deviation from a straight
line drawn between the two endpoints of a range.
18 of 21