English
Language : 

DS28DG02 Datasheet, PDF (15/34 Pages) Dallas Semiconductor – 2kb SPI EEPROM with PIO, RTC, Reset, Battery Monitor, and Watchdog
DS28DG02: 2Kb SPI EEPROM with PIO, RTC, Reset, Battery Monitor, and Watchdog
MONITORING FUNCTIONS
The DS28DG02 has two voltage monitors: one for the VCC supply voltage and another one for the battery that
supplies the RTC and associated registers if VCC is switched off. If VCC falls below the VTRIP threshold the VCC
monitor activates the open-drain RSTZ output, as shown in Figure 6. There is a delay of tDEL between crossing the
trip point and RSTZ going LOW. As long as VCC is above VPOR or the device has a functioning battery backup, the
logic level at RSTZ does not exceed VOLmax. Without battery support, the state of the RSTZ output is undefined for
VCC values below VPOR. When VCC ramps up, RSTZ remains at LOW until the VTRIP threshold is reached. As VTRIP is
crossed, the voltage at RSTZ rises until it reaches VTRMS, the manual reset release threshold. This activates the
debounce circuit, which holds RSTZ low for tRST. After tRST is expired, the voltage at RSTZ ramps up to the value of
the applied pullup voltage.
Figure 6. RSTZ Power-Fail Reset
VCC
VTRIP
VPOR
VCC *
RSTZ
tDEL
tRST
With the VBAT pin tied to VCC, the RSTZ behavior for
*VVCCCC<oVr PtOhRe
is undefined.
applicable pullup
voltage
for
the
RSTZ
pin.
As VTRIP is crossed, the voltage at
RSTZ starts rising, which triggers
the manual switch debounce
circuit and activates RSTZ for tRST.
The RSTZ pin is internally connected to a debounce circuit, which allows using a manually operated switch to
generate a reset signal. Figure 7 illustrates the timing of the manual reset. As the switch closes, it forces the
voltage at RSTZ to fall below VILmax, which triggers the debounce circuit. Now the voltage at RSTZ is held at logic
LOW by both, the manual switch and the debounce circuit. When the manual switch is opened or tDEB is over,
(whichever occurs later) the voltage at RSTZ rises until it reaches VTRMS. This again triggers the debounce circuit,
which holds RSTZ low for tRST, after which the voltage at RSTZ ramps up to the pullup voltage. The minimum LOW
time of a manually generated reset is tDEB + tRST.
Figure 7. RSTZ Manual Switch Debounce
Open
Manual
Switch
closed
VCC *
RSTZ
VTRMS
RSTZ held low by
DS28DG02
tDEB
RSTZ held low
by manual switch
tRST
F* VorCCtRoSTr
to start, the voltage at RSTZ
the applicable pullup voltage
has to
for the
cross VTRMS
RSTZ pin.
after
tDEB
is
expired.
15 of 34