MAX1316_08 Datasheet, PDF (14/27 Pages) Maxim Integrated Products – 8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges

8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs
with ±10V, ±5V, and 0 to +5V Analog Input Ranges
To improve the input-signal bandwidth under AC condi-
tions, drive the input with a wideband buffer (>50MHz)
that can drive the ADC’s input capacitance and settle
quickly. For example, the MAX4265 can be used for +5V
unipolar devices, or the MAX4350 can be used for ±5V
bipolar inputs.
The T/H aperture delay is typically 13ns. The aperture-
delay mismatch between T/Hs of 50ps allows the relative
phase information of up to eight different inputs to be
preserved. Figure 2 shows a simplified equivalent input
circuit, illustrating the ADC’s sampling architecture.
Input Bandwidth
The input tracking circuitry has a 12MHz small-signal
bandwidth, making it is possible to digitize high-speed
transient events and measure periodic signals with
bandwidths exceeding the ADC’s sampling rate by using
undersampling techniques. To avoid high-frequency
signals being aliased into the frequency band of interest,
anti-alias filtering is recommended.
Input Range and Protection
These devices provide ±10V, ±5V, or 0 to +5V analog
input voltage ranges. Figure 2 shows the equivalent input
circuit. Overvoltage protection circuitry at the analog
input provides ±16.5V fault protection for the bipolar input
devices and ±6.0V fault protection for the unipolar input
devices. This fault-protection circuit limits the current
going into or out of the device to less than 50mA, provid-
ing an added layer of protection from momentary over-
voltage or undervoltage conditions at the analog input.
Power-Saving Modes
Shutdown Mode
During shutdown, the analog and digital circuits in the
device power down and the device draws less than
100µA from AV_DD, and less than 100µA from DV_DD.
Select shutdown mode using the SHDN input. Set SHDN
high to enter shutdown mode. After coming out of shut-
down, allow a 1ms wake-up time before making the first
conversion. When using an external clock, apply at least
20 clock cycles with CONVST high before making the first
conversion. When using internal-clock mode, wait at least
2µs before making the first conversion.
ALLON
ALLON is useful when some of the analog input channels
are selected (see the Configuration Register section).
Drive ALLON high to power up all input channel circuits,
regardless of whether they are selected as active by the
configuration register. Drive ALLON low or connect to
ground to power only the input channels selected as
active by the configuration register, saving 2mA per
channel (typ). The wake-up time for any channel turned
on with the configuration register is 2µs (typ) when
ALLON is low. The wake-up time with ALLON high is
only 0.01µs. New configuration-register information
does not become active until the next CONVST falling
edge. Therefore, when using software to control power
states (ALLON = 0), pulse CONVST low once before
applying the actual CONVST signal (Figure 3). With an
external clock, apply at least 15 clock cycles before
the second CONVST. If using internal-clock mode, wait
at least 1.5µs or until the first EOC before generating
the second CONVST.
MAX1316–MAX1318
MAX1320–MAX1322
MAX1324–MAX1326
R1
5pF
CH_
R2
C_PAR
1pF
V_BIAS
INPUT RANGE (V) R1 (kΩ) R2 (kΩ) V_BIAS (V)
0 TO +5
3.33 5.00 0.90
±5
6.67 2.86 2.50
±10
13.33 2.35 2.06
Table 1. Conversion Times Using the
Internal Clock
NUMBER OF CHANNELS
1
2
3
4
5
6
7
8
INTERNAL-CLOCK
CONVERSION TIME
1.6
1.9
2.2
2.5
2.8
3.1
3.4
3.7
Figure 2. Typical Input Circuit
14 ______________________________________________________________________________________