MAX6902 Datasheet, PDF (13/18 Pages) Maxim Integrated Products – SPI-Compatible RTC in a TDFN

SPI-Compatible RTC in a TDFN
CS
t_CSS
t_CH
t_CL
SCLK
t_DH
t_DS
D7
D6
D5
D0
DIN
DOUT
Figure 5. SPI Bus Timing Diagrams
Chip Select
CS serves two functions. First, CS turns on the control
logic that allows access to the Shift register for
Address/Command and data transfer. Second, CS pro-
vides a method of terminating either single-byte or mul-
tiple-byte data transfers. All data transfers are initiated
by driving CS low. If CS is high, then DOUT is high
impedance.
Serial Clock
A clock cycle on SCLK is a rising edge followed by a
falling edge. For data input, data must be valid at DIN
before the rising edge of the clock. For data outputs, bits
are valid on DOUT after the falling edge of the clock.
Data Input (Single-Byte Write)
Following the eight SCLK cycles that input a Single-Byte
Write Address/Command, data bits are input on the ris-
ing edges of the next eight SCLK cycles. Additional
SCLK cycles are ignored. Input data MSB first.
Data Input (Burst Write)
Following the eight SCLK cycles that input a Burst-Write
Address/Command, data bits are input on the rising
edges of the following SCLK cycles. The number of
clock cycles depends on whether the timekeeping reg-
isters or RAM are being written. A Clock Burst Write
requires 1 Address/Command byte, 7 timekeeping data
bytes, and 1 Control register byte. A Burst Write to RAM
may be terminated after any complete data byte by dri-
ving CS high. Input data MSB first (Figure 3).
t_CSH
t_CP
t_CSW
D7
t_DO
t_CSZ
D0
Data Output (Single-Byte Read
and Burst Read)
A read from the MAX6902 is initiated by an
Address/Command Write from the microcontroller (mas-
ter) to the MAX6902 (slave). The Address/Command
Write portion of the data transfer is clocked into the
MAX6902 on rising clock edges. Following the eighth
falling clock edge of SCLK, after t_DO (Figure 4) data
begins to be output on DOUT of the MAX6902. Data
bytes are output MSB first. Additional SCLK cycles
transmit additional data bits, as long as CS remains low.
This permits continuous burst-mode read capability.
Applications Information
Crystal Selection
The MAX6902 is designed to use a standard
32.768kHz watch crystal. Table 1 details the recom-
mended crystal requirements. Some suggested crys-
tals are listed in Table 3. In addition to the specified
SMT devices, some of the listed manufacturers also
offer other package options.
Frequency Stability and Temperature
Timekeeping accuracy of the MAX6902 is dependent
on the frequency stability, of the external crystal. To
determine frequency stability, use the parabolic curve
in Figure 6 and the following equations:
∆f = fk(T₀ - T)²
where:
∆f = change in frequency from +25°C (Hz)
f = nominal crystal frequency (Hz)
______________________________________________________________________________________ 13