MAX19515 Datasheet, PDF (12/35 Pages) Maxim Integrated Products – Dual-Channel, 10-Bit, 65Msps ADC

Dual-Channel, 10-Bit, 65Msps ADC
PIN
1, 12, 13, 48
2
3
4
5
6
7
8
9
10
11
14
15
16
17, 18
19
20
21
22
23
24
25, 36
26
27
28
29
30
31
32
33
34
35
37
38
39
NAME
AVDD
CMA
INA+
INA-
SPEN
REFIO
SHDN
I.C.
INB+
INB-
CMB
SYNC
CLK+
CLK-
GND
DORB
DCLKB
D0B
D1B
D2B
D3B
OVDD
D4B
D5B
D6B
D7B
D8B
D9B
D0A
D1A
D2A
D3A
D4A
D5A
D6A
Pin Description
FUNCTION
Analog Supply Voltage. Bypass each AVDD input pair (1, 48) and (12, 13) to GND with 0.1µF.
Channel A Common-Mode Input-Voltage Reference
Channel A Positive Analog Input
Channel A Negative Analog Input
Active-Low SPI Enable. Drive high to enable parallel programming mode.
Reference Input/Output. To use internal reference, bypass to GND with a > 0.1µF capacitor. See
the Reference Input/Output (REFIO) section for external reference adjustment.
Active-High Power-Down. If SPEN is high (parallel programming mode), a register reset is initiated
on the falling edge of SHDN.
Internally Connected. Leave unconnected.
Channel B Positive Analog Input
Channel B Negative Analog Input
Channel B Common-Mode Input-Voltage Reference
Clock-Divider Mode Synchronization Input
Clock Positive Input
Clock Negative Input. If CLK- is connected to ground, CLK+ is a single-ended logic-level clock
input. Otherwise, CLK+/CLK- are self-biased differential clock inputs.
Ground. Connect all ground inputs and EP (exposed pad) together.
Channel B Data Over Range
Channel B Data Clock
Channel B Three-State Digital Output, Bit 0 (LSB)
Channel B Three-State Digital Output, Bit 1
Channel B Three-State Digital Output, Bit 2
Channel B Three-State Digital Output, Bit 3
Digital Supply Voltage. Bypass each OVDD input to GND with 0.1µF capacitor.
Channel B Three-State Digital Output, Bit 4
Channel B Three-State Digital Output, Bit 5
Channel B Three-State Digital Output, Bit 6
Channel B Three-State Digital Output, Bit 7
Channel B Three-State Digital Output, Bit 8
Channel B Three-State Digital Output, Bit 9 (MSB)
Channel A Three-State Digital Output, Bit 0 (LSB)
Channel A Three-State Digital Output, Bit 1
Channel A Three-State Digital Output, Bit 2
Channel A Three-State Digital Output, Bit 3
Channel A Three-State Digital Output, Bit 4
Channel A Three-State Digital Output, Bit 5
Channel A Three-State Digital Output, Bit 6
12 ______________________________________________________________________________________