English
Language : 

MLS9108-00766 Datasheet, PDF (1/2 Pages) Tyco Electronics – Surface Mount Frequency Synthesizer CDMA 754 - 779 MHz
Surface Mount Frequency Synthesizer
MLS9108-00766
MLS9108-00766
Surface Mount Frequency Synthesizer
CDMA 754 - 779 MHz
Features
• Integrated VCO/PLL
• Miniature SMT Package
• Low Phase Noise
• +5V Operation
12 Lead Package
12 11 10 9 8 7 DETAIL A
M/ A- COM LTD
PART NO.
Description
DATE CODE
The MLS9108-00766 synthesizer design integrates a high perfor-
mance buffered VCO, PLL circuit and discrete loop filter in a
surface mount package. The SMT packaging provides electrical
IDENT
12 34 5 6
0.2
shielding, easy PCB assembly and repeatable performance. The
synthesizer is designed for use in CDMA base stations and is
optimised for coverage of the cellular Rx band with 70 MHz IF,
0.6
30 kHz step size and low phase noise.
M/A-COM synthesizers are manufactured in an ISO 9001 certi-
fied facility, incorporating surface mount assembly and automated
electrical testing. This ensures consistent electrical performance
and quality over volume production quantities.
2.0
TYP.in 5 POSITIONS
13.2
0.8
1.0
DETAIL A
Electrical Specifications1, TA = +25°C, VCC = +5V, ∆F = 30 kHz, FR = 15 MHz (unless otherwise stated)
Parameter
Frequency Range (FOUT)2
RF Output Power (POUT)3
Harmonic Output
Over TOP
Over TOP
Test Conditions
—
Units
MHz
dBm
dBc
Min.
754
-1.0
—
Typ.
—
—
-18
Max.
779
+5.0
-15
Spurious Output
Phase Noise4
Phase comparison frequency (FOUT ± ∆F)
dBc
—
Reference breakthrough (FOUT ± FR)
dBc
—
SSB at 1 kHz offset from carrier
dBc/Hz
—
-85
-70
-90
—
-80
-73
SSB at 10 kHz offset from carrier
dBc/Hz
—
-107
-102
SSB at 100 kHz offset from carrier
dBc/Hz
—
-127
-121
SSB at 900 kHz offset from carrier
dBc/Hz
—
-145
—
Integrated Phase Noise
300 Hz to 3 kHz bandwidth
mrad rms
—
12
—
Frequency Switching Time5,6 Over FOUT, measured to within ± 500 Hz
ms
—
30
—
VCO Supply Current (ICC1)
—
mA
—
19
23
PLL Supply Current (ICC2)
—
mA
—
8
12
VCO Supply Voltage (VCC1) Recommended operating limit
V
+4.75
—
+5.25
PLL Supply Voltage (VCC2)
Step Size (∆F)7
Recommended operating limit
Recommended operating limit
V
+4.75
—
+5.25
kHz
—
30
—
Reference Frequency (FR)8 0.5 to 2.0 Vpp sine wave into a.c. coupled
MHz
3
CMOS. Recommended operating limit
—
20
1. All specification limits are indicated values and apply over FOUT and
for 50 Ω load impedance.
2. Programming control is 3 wire serial CMOS or TTL levels, in accor-
dance with National Semiconductor LMX 1511.
3. Output power window includes variation over operating temperature
range (TOP) -40°C to +85°C and output frequency range (FOUT).
4. See plot for typical phase noise at other frequency offsets.
5. See plot for typical full band switching time measured to within
other offsets from final frequency.
6. Integral PLL lock monitor output, TTL high locked, TTL low un-
locked.
7. Device designed for loop bandwidth of 200 Hz.
8. Reference frequency input impedance 10 kΩ min.
V2.00
www.macom.com
M/A-COM Division of AMP Incorporated s North America: Tel. (800) 366-2266, Fax (800) 618-8883 s Asia/Pacific: Tel.+85 2 2111 8088,
Fax +85 2 2111 8087 s Europe: Tel. +44 (1344) 869 595, Fax+44 (1344) 300 020
AMP and Connecting at a Higher Level are trademarks.
Specifications subject to change without notice.