English
Language : 

28945-BRF-001-A_15 Datasheet, PDF (1/2 Pages) M/A-COM Technology Solutions, Inc. – Embedded Microprocessor
™
A CONEXANT BUSINESS
ZipWirePlus™ G.shdsl Transceiver
with Embedded Microprocessor
M28945
Complete G.shdsl/HDSL2/SDSL Multi-Rate
DSL Solution
Multimode Operation
The ZipWirePlus single-port multimode DSL solution not
only complies with the ITU G.shdsl standard; it also supports
the optional enhanced performance asymmetrical PSD
(EPAP) modes of operation. In addition, it complies with
the ANSI HDSL2 standard (ANSI T1.418) and delivers
interoperability with Mindspeed Technologies’™ market-
leading ZipWire™ transceivers through operation in 2B1Q
multi-rate mode. The 2B1Q mode supports AutoBaud™
for SDSL interoperability, rate optimization and fast
connect times. The ZipWirePlus also supports
Mindspeed’s proprietary modes (such as 32-PAM, 4.6
Mbps operation) which provides high-speed operation.
All of these modes are supported by a single hardware
circuit (i.e., one transformer, crystal and hybrid for
all modes) and can be configured in real time via
software control.
Embedded Microprocessor
The ZipWirePlus chipset includes an embedded micro-
processor and a full suite of software that facilitates
speedy and simplified development of systems that
comply with all applicable ITU, ANSI and ETSI standards.
The embedded microprocessor and software handle the
EOC processing and many other functions often dele-
gated to an external host controller in competing solu-
tions. This greatly reduces software-porting efforts and
eliminates real-time processing requirements for an
external host controller.
Flexible Framer
The ZipWirePlus’s integrated T1/E1 framer supports two
PCM interfaces, each capable of managing up to 72
> KEY FEATURES
> Single-port CPE solution
> Multimode operation
> Low power consumption
> Highly integrated solution
> Embedded microprocessor
> Operation up to 4.6MB
> Dual PCM interfaces
(Narrowband)
> Interoperable with ZipWire
2B1Q transceivers including
AutoBaud
timeslots. The UTOPIA level 2 interface provides ATM TC-
layer processing. The framer automatically extracts and
inserts DSL overhead (i.e., EOC, indicator and Z-bits, CRC,
sync word, etc.) and passes it on to the embedded micro-
processor. All G.shdsl,HDSL2, and SDSL frame formats
and EOC messaging protocols are supported, as well as
other non-standard SDSL frame formats, including
framer bypass mode.
Full System Solution
The ZipWirePlus includes an integrated frequency synthe-
sizer to provide a full DSL solution. The frequency synthe-
sizer, along with the rest of the ZipWirePlus, supports
data rates from 192 Kbps to 4.6 Mbps, and requires only
one external crystal. This highly integrated DSL solution
enables OEMs to design and manufacture the most
feature-rich, lowest-power and highest-density DSL
equipment in the industry.
The matching M28927-29 Analog Front End/Line Driver
(AFE/LD) is capable of driving the high line-power EPAP
modes for payload rates of 768; 1,544; 2,048 and 2,304
Kbps, as specified by the G.shdsl standard.
>