LXP610 Datasheet, PDF (1/12 Pages) Level One – Low-Jitter Multi-Rate Clock Adapter(CLAD)

'$7$ 6+((7
/;3çìí
$35,/ ìääç
5HYLVLRQ íïí
/RZð-LWWHU 0XOWLð5DWH &ORFN $GDSWHU õ&/$'ô
ì
*HQHUDO 'HVFULSWLRQ
)HDWXUHV
7KH /;3çìí 0XOWLð5DWH &ORFN $GDSWHU õ&/$'ô RIIHUV _{‡ 7UDQVODWHV EHWZHHQ ìí GLIIHUHQW IUHTXHQFLHVï}
ë
SLQðVHOHFWDEOH IUHTXHQF\ FRQYHUVLRQ EHWZHHQ 7ì DQG (ì
*HQHUDWHV EDVLF DQG KLJK IUHTXHQF\ RXWSXW FORFNV DQG
UDWHV DV ZHOO DV å DGGLWLRQDO UDWHV IURP ìïèéé 0+] WR
IUDPH V\QF IURP DQ LQSXW FORFN DQG LWV IUDPH V\QFï
ê
åïìäë 0+]ï 7KH RXWSXW FORFN LV IUHTXHQF\ðORFNHG WR WKH _{‡ +LJK )UHTXHQF\ 2XWSXW FORFN IRU KLJKHUðWKDQðEDXG UDWH}
LQSXW FORFNï :KHQ DQ LQSXW IUDPH V\QF SXOVH LV SURYLGHGñ
EDFNSODQH V\VWHPV
WKH &/$' SKDVHðORFNV WKH LQSXW DQG RXWSXW FORFNV _{‡ /RZ RXWSXW MLWWHU PHHWV $7÷7 3XEOLFDWLRQ çëéìì IRU}
é
WRJHWKHUñ DQG ORFNV WKH å N+] RXWSXW IUDPH V\QF SXOVH WR
ìïèéé 0+]ñ DQG ,78 5HFRPPHQGDWLRQ *ïåëê IRU ëïíéå
WKH LQSXW IUDPH V\QF SXOVHï 7KH IUDPH V\QF SRODULW\ LV DOVR
0+]
è
SLQðVHOHFWDEOHï
‡ 'LJLWDO FRQWURO RI IUHTXHQF\ FRQYHUVLRQ SURFHVV
)LYH GLIIHUHQW KLJK IUHTXHQF\ RXWSXW FORFNV DUH DYDLODEOH ^{‡ 1R H[WHUQDO FRPSRQHQWV}
ç
IRU DSSOLFDWLRQV ZKLFK UHTXLUH D KLJKHUðWKDQðEDXG UDWH ‡ 3LQðVHOHFWDEOH RSHUDWLRQ PRGH
EDFNSODQH RU V\VWHP FORFNï 7KH KLJK IUHTXHQF\ RXWSXW
õ+)2ô FORFN YDULHV ZLWK WKH LQSXW FORFN IUHTXHQF\ï
‡ /RZðSRZHU è 9 RQO\ &026 LQ ìéðSLQ SODVWLF ',3 RU
ëåðSLQ 3/&&
æ
/HYHO 2QH©V SDWHQWHG ORFNLQJ PHWKRG HQDEOHV WKH &/$' WR
SHUIRUP IUHTXHQF\ FRQYHUVLRQ ZLWK QR H[WHUQDO FRPSRð
QHQWVñ ZKLOH JHQHUDWLQJ YHU\ OLWWOH MLWWHU RQ WKH RXWSXW FORFNï
7KH FRQYHUVLRQ LV GLJLWDOO\ FRQWUROOHG VR WKH RXWSXW FORFN LV
DV DFFXUDWH DV WKH LQSXW FORFNï
7KH &/$' LV DQ DGYDQFHG &026 GHYLFHï ,W UHTXLUHV RQO\
D VLQJOH òè 9 SRZHU VXSSO\ï
/;7çìí %ORFN 'LDJUDP
CLKI
Input
Divider
Analog
Phase-Locked
Loop
$SSOLFDWLRQV
Ã¥
‡ ,QWHUQDO WLPLQJ V\VWHP IRU &KDQQHO %DQNVñ 'LJLWDO /RRS
&DUULHUVñ 0XOWLSOH[HUVñ ,QWHUQDO 7LPLQJ *HQHUDWRUVñ HWFï
ä
‡ &RQYHUVLRQ EHWZHHQ 7ìî(ì FORFN UDWHV DQG KLJKHU IUHð
TXHQF\ EDFNSODQH UDWHV õ7ìî(ì FRQYHUWHUô
ìí
‡ 6SHFLDO EDFNSODQH LQWHUIDFHV õHïJï 17, ëïèç 0+]ô
ìì
Output
Divider
HFO
CLKO
ìë
ìê
Feedback
Divider
Frequency
Converter
SEL
FSI
P1
P2
P3
Frequency
Select
P4
Logic
Frame Sync
Generator
FSP
FSO
ìé
ìè
L1
çðìì