L4C381 Datasheet, PDF (1/12 Pages) LOGIC Devices Incorporated – 16-bit Cascadable ALU

DEVICES INCORPORATED
DEVICES INCORPORATED
L4C381
16-bit Ca_Lsc₄ad_Cab₃le₈A₁LU
16-bit Cascadable ALU
FEATURES
DESCRIPTION
u High-Speed (15ns), Low Power
16-bit Cascadable ALU
u Implements Add, Subtract, Accumu-
late, Two’s Complement, Pass, and
Logic Operations
u All Registers Have a Bypass Path
for Complete Flexibility
u 68-pin PLCC, J-Lead
L4C381 BLOCK DIAGRAM
A15-A0
16
ENA
A REGISTER
The L4C381 is a flexible, high speed,
cascadable 16-bit Arithmetic and
Logic Unit. It combines four 381-type
4-bit ALUs, a look-ahead carry
generator, and miscellaneous interface
logic — all in a single 68-pin package.
While containing new features to
support high speed pipelined architec-
tures and single 16-bit bus configura-
tions, the L4C381 retains full perform-
ance and functional compatibility with
the bipolar ’381 designs.
The L4C381 can be cascaded to
perform 32-bit or greater operations.
See “Cascading the L4C381” toward
B15-B0
16
B REGISTER
ENB
the end of this data sheet for more
information.
ARCHITECTURE
The L4C381 operates on two 16-bit
operands (A and B) and produces a
16-bit result (F). Three select lines
control the ALU and provide 3
arithmetic, 3 logical, and 2 initializa-
tion functions. Full ALU status is
provided to support cascading to
longer word lengths. Registers are
provided on both the ALU inputs and
the output, but these may be bypassed
under user control. An internal
feedback path allows the registered
ALU output to be routed to one of the
ALU inputs, accommodating chain
operations and accumulation. Fur-
thermore, the A or B input can be
forced to Zero allowing unary func-
tions on either operand.
ALU OPERATIONS
0
0
5
P, G, C16
OVF, Z
ALU
16
RESULT REGISTER
FTF
16
OE
16
CLK
TO ALL REGISTERS
F15-F0
FTAB
2
OSA
OSB
4
S2-S0, C0
ENF
The S2–S0 lines specify the operation
to be performed. The ALU functions
and their select codes are shown in
Table 1.
The two functions, B minus A and
A minus B, can be achieved by setting
the carry input of the least significant
slice and selecting codes 001 and 010
respectively.
TABLE 1. ALU FUNCTIONS
S2-S0
FUNCTION
000 CLEAR (F = 00 • • • 00)
001 NOT(A) + B
010 A + NOT(B)
011 A + B
100 A XOR B
101 A OR B
110 A AND B
111 PRESET (F = 11 • • • 11)
Arithmetic Logic Units
1
08/16/2000–LDS.381-P