LTC2229_15 Datasheet, PDF (9/24 Pages) Linear Technology – 12-Bit, 80Msps Low Power 3V ADC

W
FUNCTIONAL BLOCK DIAGRA
LTC2229
A_IN+
INPUT
A_IN–
S/H
FIRST PIPELINED
ADC STAGE
SECOND PIPELINED
ADC STAGE
THIRD PIPELINED
ADC STAGE
FOURTH PIPELINED
ADC STAGE
FIFTH PIPELINED
ADC STAGE
SIXTH PIPELINED
ADC STAGE
V_CM
2.2µF
1.5V
REFERENCE
RANGE
SELECT
REF
SENSE
BUF
SHIFT REGISTER
AND CORRECTION
REFH
REFL INTERNAL CLOCK SIGNALS
DIFF
CLOCK/DUTY
CONTROL
REF
CYCLE
LOGIC
AMP
CONTROL
REFH 0.1µF REFL
2.2µF
1µF
1µF
CLK
MODE SHDN
OE
Figure 1. Functional Block Diagram
OUTPUT
DRIVERS
OV_DD
OF
D11
•
•
•
D0
OGND
2229 F01
2229fa
9