English
Language : 

LTC3252_15 Datasheet, PDF (8/12 Pages) Linear Technology – Dual, Low Noise, Inductorless Step-Down DC/DC Converter
LTC3252
U
OPERATIO (Refer to Simplified Block Diagram)
Output Capacitor Selection
The style and value of capacitors used with the LTC3252
determine several important parameters such as regulator
control loop stability, output ripple and charge pump
strength.
The switching nature of the LTC3252 minimizes output
noise significantly but not completely. What small ripple
that exists at an output is controlled by the value of output
capacitor directly. Increasing the size of the output capaci-
tor will proportionately reduce the output ripple. The ESR
(equivalent series resistance) of the output capacitor plays
the dominant role in output noise. When the LTC3252
switches between clock phases there is a period where all
switches are turned off. This “blanking period” shows up
as a spike at the output and is a direct function of the output
current times the ESR value. To reduce output noise and
ripple, it is suggested that a low ESR (<0.08Ω) ceramic
capacitor be used for the output capacitor. Tantalum and
aluminum capacitors are not recommended because of
their high ESR.
Both the style and value of the output capacitors can
significantly affect the stability of the LTC3252. As shown
in the Simplified Block Diagram, the LTC3252 uses a
control loop to adjust the strength of each charge pump to
match the current required at the output. The error signal
of each loop is stored directly on each output capacitor.
Thus the output capacitors also serve to form the domi-
nant pole in each control loop. Figure 3 is a graph of the
recommended output capacitance, and minimum capaci-
8
7
RECOMMENDED
CAPACITANCE
6
5
4
MINIMUM
CAPACITANCE
3
2
0.9 1 1.1 1.2 1.3 1.4 1.5 1.6
VOUT (V)
3252 F03
Figure 3. Output Capacitance vs Output Voltage
8
tance required for good transient response (see the Ce-
ramic Capacitor Selection Guidelines section).
Likewise excessive ESR on the output capacitor will tend
to degrade the loop stability of the LTC3252. The closed
loop output impedance of the LTC3252 is approximately:
RO
=
0.08Ω
•
VOUT
0.8V
For example, with the output programmed to 1.5V, the RO
is 0.15Ω, which produces a 38mV output change for a
250mA load current step. For stability and good load
transient response it is important for the output capacitor
to have 0.1Ω or less of ESR. Ceramic capacitors typically
have exceptional ESR and combined with a tight board
layout should yield excellent stability and load transient
performance.
Further output noise reduction can be achieved by filtering
the LTC3252 outputs through a very small series inductor
as shown in Figure 4. A 10nH inductor will reject the fast
output transients caused by the blanking period, thereby
presenting a nearly constant output voltage. For economy
the 10nH inductor can be fabricated on the PC board with
about 1cm (0.4") of PC board trace.
10nH
OUT
VOUT
LTC3252
4.7µF
0.47µF
GND
3252 F04
Figure 4. 10nH Inductor Used for
Additional Output Noise Reduction
VIN Capacitor Selection
The low noise, dual phase architecture used by the LTC3252
makes input noise filtering much less demanding than
conventional charge pump regulators. The LTC3252 input
current will transition between IOUT1/2 and IOUT2/2 for
each half cycle of the oscillator. The blanking period
described in the VOUT section also effects the input. For
this reason it is recommended that a low ESR 4.7µF (1µF
min) or greater ceramic capacitor be used for CIN (see the
Ceramic Capacitor Selection Guidelines section). Alumi-
num and tantalum capacitors can be used but are not
recommended because of their high ESR.
3252f