English
Language : 

LTC4259A-1_15 Datasheet, PDF (7/32 Pages) Linear Technology – Quad IEEE 802.3af Power over Ethernet Controller with AC Disconnect
LTC4259A-1
TI I G DIAGRA S
SCL
SDA
0 1 0 AD3 AD2 AD1 AD0 R/W ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK
START BY
MASTER
ACK BY
SLAVE
ACK BY
SLAVE
ACK BY
SLAVE
STOP BY
MASTER
FRAME 1
SERIAL BUS ADDRESS BYTE
FRAME 2
REGISTER ADDRESS BYTE
FRAME 3
DATA BYTE
4259A F07
Figure 7. Writing to a Register
SCL
SDA
0 1 0 AD3 AD2 AD1 AD0 R/W ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK
0 1 0 AD3 AD2 AD1 AD0 R/W ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK
START BY
MASTER
FRAME 1
SERIAL BUS ADDRESS BYTE
ACK BY
SLAVE
ACK BY
SLAVE
FRAME 2
REGISTER ADDRESS BYTE
REPEATED
START BY
MASTER
FRAME 1
SERIAL BUS ADDRESS BYTE
ACK BY
SLAVE
NO ACK BY
MASTER
FRAME 2
DATA BYTE
STOP BY
MASTER
4259A F08
Figure 8. Reading from a Register
SCL
SDA
0 1 0 AD3 AD2 AD1 AD0 R/W ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK
START BY
MASTER
FRAME 1
SERIAL BUS ADDRESS BYTE
ACK BY
SLAVE
FRAME 2
DATA BYTE
NO ACK BY
MASTER
STOP BY
MASTER
4259A F09
Figure 9. Reading the Interrupt Register (Short Form)
SCL
SDA
0 0 0 1 1 0 0 R/W ACK 0 1 0 AD3 AD2 AD1 AD0 1 ACK
START BY
MASTER
FRAME 1
ALERT RESPONSE ADDRESS BYTE
ACK BY
NO ACK BY
SLAVE
MASTER
FRAME 2
SERIAL BUS ADDRESS BYTE
STOP BY
MASTER
4259A F10
Figure 10. Reading from Alert Response Address
4259a1fa
7