LTC1710_15 Datasheet, PDF (3/8 Pages) Linear Technology – SMBus Dual Monolithic High Side Switch

LTC1710
ELECTRICAL CHARACTERISTICS T_A = 25°C, V_CC = SW0D = 5V unless otherwise noted.
SYMBOL PARAMETER
t_ON
Output Turn-On Time
(100Ω/1µF Load)
t_OFF
Output Turn-Off Time
(100Ω/1µF Load)
V_IL
DATA/CLK Input Low Voltage
AD1 Input Low Voltage
V_IH
DATA/CLK High Voltage
AD1 Input High Voltage
V_OL
Data Output Low Voltage
C_IN
Input Capacitance (DATA, CLK, AD1)
I_IN
Input Leakage Current (DATA, CLK)
Input Leakage Current (AD1)
SMBus Related Specifications (Note 5)
f_SMB
SMBus Operating Frequency
t_BUF
Bus Free Time Between
Stop and Start
t_SU:STA
t_HD:STA
t_SU:STO
t_{HD: DAT}
t_SU:DAT
t_LOW
t_HIGH
t_f
t_r
I_PULL-UP
Start Condition Setup Time
Start Condition Hold Time
Stop Condition Setup Time
Data Hold Time
Data Setup Time
Clock Low Period
Clock High Period
Clock/Data Fall Time
Clock/Data Rise Time
Current Through External Pull-Up
Resistor on DATA Pin
CONDITIONS
V_CC = 2.7V (From ON (Note 6) to V_OUT = 90% V_CC)
V_CC = 5.5V (From ON (Note 6) to V_OUT = 90% V_CC)
V_CC = 2.7V (From OFF (Note 7) to V_OUT = 10% V_CC)
V_CC = 5.5V (From OFF (Note 7) to V_OUT = 10% V_CC)
V_CC = 2.7V to 5.5V
q
V_CC = 2.7V to 5.5V
q
V_CC = 2.7V to 5.5V
q
V_CC = 2.7V to 5.5V
q
V_CC = 2.7V to 5.5V, I_PULL-UP = 350µA
q
q
q
V_CC = 2.7V to 5.5V
(Open-Drain Data Pull-Down Current Capacity)
MIN TYP
200
160
250
250
1.4
V_CC – 0.2
0.18
5
10
4.7
4.7
4.0
4.0
300
250
4.7
4.0
100
MAX
0.6
0.2
0.4
±1
±250
100
50
300
1000
350
UNITS
µs
µs
µs
µs
V
V
V
V
V
pF
µA
nA
kHz
µs
µs
µs
µs
ns
ns
µs
µs
ns
ns
µA
The q denotes specifications which apply over the full operating
temperature range.
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: Approximately 3% hysteresis is provided to ensure stable operation
and eliminate false triggering by minor V_CC glitches.
Note 3: Measured from V_CC > V_UVLO to SMBus ready for DATA input.
Note 4: The oscillator frequency is not tested directly but is inferred from
turn-on time.
Note 5: SMBus timing specifications are guaranteed but not tested.
Note 6: ON is enabled upon receiving the Stop condition from the SMBus
master.
Note 7: OFF is enabled upon receiving the Stop condition from the SMBus
master.
3