LTC1871EMS-7 Datasheet, PDF(27/36 Page) Linear Technology – Wide Input Range, No RSENSE Current Mode Boost,

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LTC1871EMS-7 Datasheet, PDF (27/36 Pages) Linear Technology – Wide Input Range, No RSENSE Current Mode Boost,

◁

LTC1871

APPLICATIONS INFORMATION

SEPIC Converter: Output Capacitor Selection

Because of the improved performance of todayâs electro-

lytic, tantalum and ceramic capacitors, engineers need

to consider the contributions of ESR (equivalent series

resistance), ESL (equivalent series inductance) and the

bulk capacitance when choosing the correct component

for a given output ripple voltage. The effects of these three

parameters (ESR, ESL, and bulk C) on the output voltage

ripple waveform are illustrated in Figure 17 for a typical

coupled-inductor SEPIC converter.

IL1

SW

SW

IIN

ON OFF

17a. Input Inductor Current

IL2

IO

17b. Output Inductor Current

IIN

IC1

IO

17c. DC Coupling Capacitor Current

ID1

IO

17d. Diode Current

VOUT

(AC)

ÎVESR

ÎVCOUT

RINGING DUE TO

TOTAL INDUCTANCE

(BOARD + CAP)

17e. Output Ripple Voltage

Figure 17. SEPIC Converter Switching Waveforms

The choice of component(s) begins with the maximum

acceptable ripple voltage (expressed as a percentage of

the output voltage), and how this ripple should be divided

between the ESR step and the charging/discharging ÎV.

For the purpose of simplicity we will choose 2% for the

maximum output ripple, to be divided equally between the

ESR step and the charging/discharging ÎV. This percentage

ripple will change, depending on the requirements of the

application, and the equations provided below can easily

be modiï¬ed.

For a 1% contribution to the total ripple voltage, the ESR

of the output capacitor can be determined using the fol-

lowing equation:

ESRCOUT

0.01â¢ VO

ID(PEAK)

where:

ID(PEAK)

=

1+

2

â¢

IO(MAX)

â¢

VO + VD

VIN(MIN)

+

1

For the bulk C component, which also contributes 1% to

the total ripple:

COUT

IO(MAX)

0.01â¢ VO â¢

f

For many designs it is possible to choose a single capacitor

type that satisï¬es both the ESR and bulk C requirements

for the design. In certain demanding applications, however,

the ripple voltage can be improved signiï¬cantly by con-

necting two or more types of capacitors in parallel. For

example, using a low ESR ceramic capacitor can minimize

the ESR step, while an electrolytic or tantalum capacitor

can be used to supply the required bulk C.

Once the output capacitor ESR and bulk capacitance have

been determined, the overall ripple voltage waveform

should be veriï¬ed on a dedicated PC board (see Board

Layout section for more information on component place-

ment). Lab breadboards generally suffer from excessive

series inductance (due to inter-component wiring), and

these parasitics can make the switching waveforms look

signiï¬cantly worse than they would be on a properly

designed PC board.

1871fe

27

▷