|
LTC1292_15 Datasheet, PDF (22/24 Pages) Linear Technology – Single Chip 12-Bit Data Acquisition Systems | |||
|
◁ |
LTC1292/LTC1297
APPLICATI S I FOR ATIO
A âQuick Lookâ Circuit for the LTC1292
Users can get a quick look at the function and timing of
the LTC1292 by using the âQuick Lookâ circuit in Figure
26. VREF is tied to VCC. VIN is applied to the +IN input
and the âIN input is tied to the ground plane. CS is driven
at 1/32 the clock rate by the CD4520 and DOUT outputs
the data. The output data from the DOUT pin can be
viewed on an oscilloscope that is set up to trigger on the
falling edge of CS (Figure 27). Note the LSB data is
partially clocked out before CS goes high.
A âQuick Lookâ Circuit for the LTC1297
A circuit similar to the one used for the LTC1292 can be
used for the LTC1297(Figure 28). A one shot has been
generated with NAND gates, a resistor and capacitor to
satisfy the setup time tsuCS. This can be eliminated if a
slower clock is used. When CS goes low the one shot is
triggered. This turns off the clock to the LTC1297 for a
fixed time to meet tsuCS. Once the clock starts DOUT is
shifted out one bit at a time. CS is driven at 1/64 the
clock rate by the 74HC393. The output data from the
DOUT pin can be viewed on an oscilloscope that is set to
trigger on the falling edge of CS. See Figure 29.
CLK
CS
CLK
DOUT
NULL
BIT
MSB
LSB
(B11)
(B0)
VERTICAL: 5V/DIV
HORIZONTAL: 2µs/DIV
LSB-FIRST DATA
(B1)
Figure 27. Scope Trace of the LTC1292 âQuick Lookâ
Circuit Showing A/D Output 101010101010 (AAAHEX)
22µF
TANTALUM
f/64
f
CS
VCC
VIN
+IN
CLK
LTC1297
âIN
DOUT
GND
VREF
CS
DOUT
NULL MSB LSB LSB-FIRST DATA
BIT (B11) (B0)
(B1)
VERTICAL: 5V/DIV
HORIZONTAL: 5µs/DIV
Figure 29. Scope Trace of the LTC1297 âQuick Lookâ
Circuit Showing A/D Output 101010101010 (AAAHEX)
A1
VCC
CLR1
A2
1QA
CLR2
1QB 74HC393 2QA
1QC
2QB
1QD
2QC
GND
2QD
5V
0.1µF
22
TO OSCILLOSCOPE
340â¦
0.02µF
CLOCK IN 1MHz
Figure 28. âQuick Lookâ Circuit for the LTC1297
LTC1292/7 F28
12927fb
|
▷ |