LTC2267-12_15 Datasheet, PDF (17/32 Pages) Linear Technology – 12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs

LTC2268-12/
LTC2267-12/LTC2266-12
Pin Functions
the A/D operating modes. PAR/SER should be connected
directly to ground or the V_DD of the part and not be driven
by a logic signal.
V_REF (Pin 36): Reference Voltage Output. Bypass to ground
with a 1µF ceramic capacitor, nominally 1.25V.
SENSE (Pin 38): Reference Programming Pin. Connecting
SENSE to V_DD selects the internal reference and a ±1V input
range. Connecting SENSE to ground selects the internal
reference and a ±0.5V input range. An external reference
between 0.625V and 1.3V applied to SENSE selects an
input range of ±0.8 • V_SENSE.
LVDS Outputs
All pins below are differential LVDS outputs. The output
current level is programmable. There is an optional
internal 100Ω termination resistor between the pins of
each LVDS output pair.
OUT2B^–/OUT2B⁺, OUT2A^–/OUT2A⁺ (Pins 19/20,
Pins 21/22): Serial Data Outputs for Channel 2. In 1-lane
output mode only OUT2A^–/OUT2A⁺ are used.
FR^–/FR⁺ (Pins 23/24): Frame Start Outputs.
DCO^–/DCO⁺ (Pins 27/28): Data Clock Outputs.
OUT1B^–/OUT1B⁺, OUT1A^–/OUT1A⁺ (Pins 29/30,
Pins 31/32): Serial Data Outputs for Channel 1. In 1-lane
output mode only OUT1A^–/OUT1A⁺ are used.
22687612fa
17