English
Language : 

LTM9010-14_15 Datasheet, PDF (1/40 Pages) Linear Technology – 14-Bit, 125Msps/105Msps/ 80Msps Low Power Octal ADCs
LTM9011-14/
LTM9010-14/LTM9009-14
14-Bit, 125Msps/105Msps/
80Msps Low Power Octal ADCs
FEATURES
DESCRIPTION
n 8-Channel Simultaneous Sampling ADC
n 73.1dB SNR
n 88dB SFDR
n Low Power: 140mW/113mW/94mW per Channel
n Single 1.8V Supply
n Serial LVDS Outputs: 1 or 2 Bits per Channel
n Selectable Input Ranges: 1VP-P to 2VP-P
n 800MHz Full Power Bandwidth S/H
n Shutdown and Nap Modes
n Serial SPI Port for Configuration
n Internal Bypass Capacitance, No External
Components
n 140-Pin (11.25mm × 9mm) BGA Package
APPLICATIONS
n Communications
n Cellular Base Stations
n Software Defined Radios
n Portable Medical Imaging
n Multichannel Data Acquisition
n Nondestructive Testing
The LTM®9011-14/LTM9010-14/LTM9009-14 are 8-chan-
nel, simultaneous sampling 14-bit A/D converters designed
for digitizing high frequency, wide dynamic range signals.
AC performance includes 73.1dB SNR and 88dB spurious
free dynamic range (SFDR). Low power consumption per
channel reduces heat in high channel count applications.
Integrated bypass capacitance and flow-through pinout
reduces overall board space requirements.
DC specs include ±1LSB INL (typ), ±0.3LSB DNL (typ)
and no missing codes over temperature. The transition
noise is a low 1.2LSBRMS.
The digital outputs are serial LVDS to minimize the num-
ber of data lines. Each channel outputs two bits at a time
(2-lane mode). At lower sampling rates there is a one bit
per channel option (1-lane mode).
The ENC+ and ENC– inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An internal clock duty cycle stabilizer al-
lows high performance at full speed for a wide range of
clock duty cycles.
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
TYPICAL APPLICATION
CHANNEL 1
ANALOG
S/H
INPUT
1.8V
VDD
14-BIT
ADC CORE
1.8V
OVDD
CHANNEL 2
ANALOG
S/H
INPUT
14-BIT
ADC CORE
DATA
SERIALIZER
CHANNEL 8
ANALOG
S/H
INPUT
14-BIT
ADC CORE
ENCODE
INPUT
PLL
GND
GND
OUT1A
OUT1B
OUT2A
OUT2B
OUT8A
OUT8B
DATA
CLOCK
OUT
FRAME
SERIALIZED
LVDS
OUTPUTS
9009101114 TA01
LTM9011-14, 125Msps,
2-Tone FFT, fIN = 70MHz and 75MHz
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
0 10 20 30 40 50 60
FREQUENCY (MHz)
9009101114 TA01b
9009101114fb
For more information www.linear.com/LTM9011-14
1