English
Language : 

LTC2606 Datasheet, PDF (1/20 Pages) Linear Technology – 16-/14-/12-Bit Rail-to-Rail DACs with I2C Interface
LTC2606/LTC2616/LTC2626
16-/14-/12-Bit Rail-to-Rail DACs
with I2C Interface
FEATURES
■ Smallest Pin-Compatible Single DACs:
LTC2606: 16 Bits
LTC2616: 14 Bits
LTC2626: 12 Bits
■ Guaranteed 16-Bit Monotonic Over Temperature
■ 27 Selectable Addresses
■ 400kHz I2CTM Interface
■ Wide 2.7V to 5.5V Supply Range
■ Low Power Operation: 270µA at 3V
■ Power Down to 1µA, Max
■ High Rail-to-Rail Output Drive (±15mA, Min)
■ Double-Buffered Data Latches
■ Asynchronous DAC Update Pin
■ LTC2606/LTC2616/LTC2626: Power-On Reset to
Zero Scale
■ LTC2606-1/LTC2616-1/LTC2626-1: Power-On Reset
to Midscale
■ Tiny (3mm × 3mm) 10-Lead DFN Package
U
APPLICATIO S
■ Mobile Communications
■ Process Control and Industrial Automation
■ Instrumentation
■ Automatic Test Equipment
DESCRIPTIO
The LTC®2606/LTC2616/LTC2626 are single 16-, 14-
and 12-bit, 2.7V-to-5.5V rail-to-rail voltage output DACs
in a 10-lead DFN package. They have built-in high perfor-
mance output buffers and are guaranteed monotonic.
These parts establish new board-density benchmarks for
16- and 14-bit DACs and advance performance standards
for output drive and load regulation in single-supply,
voltage-output DACs.
The parts use a 2-wire, I2C compatible serial interface. The
LTC2606/LTC2616/LTC2626 operate in both the standard
mode (clock rate of 100kHz) and the fast mode (clock rate
of 400kHz). An asynchronous DAC update pin (LDAC) is
also included.
The LTC2606/LTC2616/LTC2626 incorporate a power-on
reset circuit. During power-up, the voltage outputs rise less
than 10mV above zero scale; and after power-up, they stay
at zero scale until a valid write and update take place. The
power-on reset circuit resets the LTC2606-1/LTC2616-1/
LTC2626-1 to midscale. The voltage outputs stay at
midscale until a valid write and update take place.
, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
BLOCK DIAGRA
SCL
3
SDA
2
I2C
INTERFACE
9
VCC
INPUT
REGISTER
CONTROL
LOGIC
6
REF
DAC
REGISTER
CA0
4
CA1
5
I2C
ADDRESS
CA2
DECODE
1
LDAC
GND
10
8
16-BIT DAC
VOUT
7
2606 BD
Differential Nonlinearity
(LTC2606)
1.0
VCC = 5V
0.8 VREF = 4.096V
0.6
0.4
0.2
0
–0.2
–0.4
–0.6
–0.8
–1.0
0
16384
32768
CODE
49152 65535
2606 G02
26061626f
1