LTC2380-16 Datasheet, PDF (1/24 Pages) Linear Technology – 16-Bit, 2Msps, Low Power SAR ADC with 96dB SNR

FEATURES
n _{2Msps Throughput Rate}
n _{±0.6LSB INL (Max)}
n _{Guaranteed 16-Bit No Missing Codes}
n _{Low Power: 19mW at 2Msps, 19μW at 2ksps}
n _{96dB SNR (typ) at fIN = 2kHz}
n _{–117dB THD (typ) at fIN = 2kHz}
n _{Digital Gain Compression (DGC)}
n _{Guaranteed Operation to 125°C}
n _{2.5V Supply}
n _{Fully Differential Input Range ±VREF}
n _{VREF Input Range from 2.5V to 5.1V}
n _{No Pipeline Delay, No Cycle Latency}
n _{1.8V to 5V I/O Voltages}
n _{SPI-Compatible Serial I/O with Daisy-Chain Mode}
n _{Internal Conversion Clock}
n _{16-pin MSOP and 4mm × 3mm DFN Packages}
APPLICATIONS
n _{Medical Imaging}
n _{High Speed Data Acquisition}
n _{Portable or Compact Instrumentation}
n _{Industrial Process Control}
n _{Low Power Battery-Operated Instrumentation}
n _ATE
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
Electrical Specifications Subject to Change
LTC2380-16
16-Bit, 2Msps, Low Power
SAR ADC with 96dB SNR
DESCRIPTION
The LTC^®2380-16 is a low noise, low power, high speed
16-bit successive approximation register (SAR) ADC.
Operating from a 2.5V supply, the LTC2380-16 has a
±V_REF fully differential input range with V_REF ranging from
2.5V to 5.1V. The LTC2380-16 consumes only 19mW and
achieves ±0.6LSB INL maximum, no missing codes at
16-bits with 96dB SNR.
The LTC2380-16 has a high speed SPI-compatible serial
interface that supports 1.8V, 2.5V, 3.3V and 5V logic while
also featuring a daisychain mode. The fast 2Msps through-
put with no cycle latency makes the LTC2380-16 ideally
suited for a wide variety of high speed applications. An
internal oscillator sets the conversion time, easing external
timing considerations. The LTC2380-16 automatically pow-
ers down between conversions, leading to reduced power
dissipation that scales with the sampling rate.
The LTC2380-16 features a unique digital gain compres-
sion (DGC) function, which eliminates the driver amplifier’s
negative supply while preserving the full resolution of the
ADC. When enabled, the ADC performs a digital scaling
function that maps zero-scale code from 0V to 0.1 • V_REF
and full-scale code from V_REF to 0.9 • V_REF. For a typical
reference voltage of 5V, the full-scale input range is now
0.5V to 4.5V, which provides adequate headroom for
powering the driving amplifier from a single 5.5V supply.
TYPICAL APPLICATION
2.5V 1.8V TO 5V
10μF
0.1μF
V_REF
0V
V_REF
0V
20Ω
3300pF
V_DD OV_DD CHAIN
IN⁺
RDL/SDI
SDO
3300pF
LTC2380-16
SCK
20Ω
3300pF
IN^–
REF
BUSY
CNV
GND ^REF/DGC
SAMPLE CLOCK
V_REF
2.5V TO 5.1V
238016 TA01
47μF
(X5R, 0805 SIZE)
32k Point FFT f_S = 2Msps, f_IN = 2kHz
0
SNR = 96.4dB
–20
THD = –119dB
SINAD = 96.3dB
–40
SFDR = 122dB
–60
–80
–100
–120
–140
–160
–180
0
100 200 300 400 500 600 700 800 900 1000
FREQUENCY (kHz)
238016 TA02
238016p
1