English
Language : 

LTC2287_15 Datasheet, PDF (1/28 Pages) Linear Technology – Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs
FEATURES
■ Integrated Dual 10-Bit ADCs
■ Sample Rate: 65Msps/40Msps/25Msps
■ Single 3V Supply (2.7V to 3.4V)
■ Low Power: 400mW/235mW/150mW
■ 61.8dB SNR
■ 85dB SFDR
■ 110dB Channel Isolation at 100MHz
■ Multiplexed or Separate Data Bus
■ Flexible Input: 1VP-P to 2VP-P Range
■ 575MHz Full Power Bandwidth S/H
■ Clock Duty Cycle Stabilizer
■ Shutdown and Nap Modes
■ Pin Compatible Family
105Msps: LTC2282 (12-Bit), LTC2280 (10-Bit)
80Msps: LTC2294 (12-Bit), LTC2289 (10-Bit)
65Msps: LTC2293 (12-Bit), LTC2288 (10-Bit)
40Msps: LTC2292 (12-Bit), LTC2287 (10-Bit)
25Msps: LTC2291 (12-Bit), LTC2286 (10-Bit)
10Msps: LTC2290 (12-Bit), LTC2292 (14-Bit)
■ 64-Pin (9mm × 9Umm) QFN Package
APPLICATIO S
■ Wireless and Wired Broadband Communication
■ Imaging Systems
■ Spectral Analysis
■ Portable Instrumentation
TYPICAL APPLICATIO
LTC2288/LTC2287/LTC2286
Dual 10-Bit, 65/40/25Msps
Low Noise 3V ADCs
DESCRIPTIO
The LTC®2288/LTC2287/LTC2286 are 10-bit 65Msps/
40Msps/25Msps, low noise dual 3V A/D converters de-
signed for digitizing high frequency, wide dynamic range
signals. The LTC2288/LTC2287/LTC2286 are perfect for
demanding imaging and communications applications
with AC performance that includes 61.8dB SNR and 85dB
SFDR for signals at the Nyquist frequency.
DC specs include ±0.1LSB INL (typ), ±0.05LSB DNL (typ)
and ±0.6 LSB INL, ±0.5 LSB DNL over temperature. The
transition noise is a low 0.07LSBRMS.
A single 3V supply allows low power operation. A separate
output supply allows the outputs to drive 0.5V to 3.6V
logic. An optional multiplexer allows both channels to
share one digital output bus.
A single-ended CLK input controls converter operation. An
optional clock duty cycle stabilizer allows high perfor-
mance at full speed for a wide range of clock duty cycles.
, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
ANALOG
INPUT A
+
INPUT
S/H
–
CLK A
CLK B
CLOCK/DUTY CYCLE
CONTROL
CLOCK/DUTY CYCLE
CONTROL
ANALOG
INPUT B
+
INPUT
S/H
–
10-BIT
PIPELINED
ADC CORE
10-BIT
PIPELINED
ADC CORE
OUTPUT
DRIVERS
OVDD
D9A
•••
D0A
OGND
MUX
OUTPUT
DRIVERS
OVDD
D9B
•••
D0B
OGND
228876 TA01
LTC2288: SNR vs Input Frequency,
–1dB, 2V Range, 65Msps
62.5
61.5
60.5
59.5
58.5
57.5
0
50
100
150
200
INPUT FREQUENCY (MHz)
228876 TA02
228876fa
1