English
Language : 

LT8697 Datasheet, PDF (12/28 Pages) Linear Dimensions Semiconductor – USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
LT8697
Applications Information
Cable Drop Compensation
The LT8697 includes the necessary circuitry to implement
cable drop compensation. Cable drop compensation allows
the regulator to maintain 5V regulation on the USB VLOAD
despite high cable resistance. The LT8697 increases its
local output voltage VOUT above 5V as the load increases
to keep VLOAD regulated to 5V. This compensation does
not require running an additional pair of Kelvin sense
wires from the regulator to the load, but does require the
system designer to know the cable resistance RCABLE as
the LT8697 does not sense this value.
Program the cable drop compensation using the follow-
ing ratio:
RCBL
=
20.55 •
RSENSE • RCDC
RCABLE
where RCDC is a resistor tied between the regulator output
and the USB5V pin, RCBL is a resistor tied between the
RCBL pin and GND, RSENSE is the sense resistor tied be-
tween the ISP and ISN pins in series between the regulator
output and the load, and RCABLE is the cable resistance.
RSENSE is typically chosen based on the desired current
limit and is typically 20mΩ for 2.1A systems and 50mΩ
for 0.9A. Please see the Setting the Current Limit section
for more information.
The current flowing into the USB5V pin through RCDC is
identical to the current flowing out of the RCBL resistor.
While the ratio of these two resistors should be chosen
per the equation above, choose the absolute values of
these resistors to keep this current between about 30µA
and 200µA at full load current. This restriction results in
RCBL and RCDC values between 5k and 33k. If IUSB5V is
too low, capacitive loading on the USB5V and RCBL pins
will degrade the load step transient performance of the
regulator. If IUSB5V is too high, the RCBL pin will go into
current limit and the cable drop compensation feature
will not work.
of the LT8697’s output. If RCDC is changed, CCDC should
also be changed to maintain roughly the same 10µs RC
time constant. If the capacitance across the remote load
is large compared to the LT8697 output capacitor tied to
the SYS pin, a longer RCDC • CCDC time constant may be
necessary for stability depending on the amount of cable
drop compensation used. Output stability should always
be verified in the end application circuit.
The LT8697 limits the maximum voltage of VOUT by
limiting the voltage on the SYS pin VSYS to 5.8V. If the
cable drop compensation is programmed to compensate
for more than 0.8V of cable drop at the maximum ILOAD,
this VSYS maximum will prevent VOUT from rising higher
and the voltage at the point of load will drop below 5V.
The following equation shows how to derive the LT8697
output voltage VOUT:
VOUT
=
5V +
20.55
• ILOAD• RSENSE
RCBL
• RCDC
As stated earlier, the LT8697’s cable drop compensation
feature does not allow VOUT to exceed the SYS regula-
tion point of 5.8V. If additional impedance is placed in
between the SYS pin and the OUT node such as RSENSE
or a USB Switch, the voltage drop through these imped-
ances at the maximum ILOAD must also be factored in to
this maximum allowable VOUT value. Refer to Figure 1
for load lines of VOUT and VLOAD to see how cable drop
compensation works.
6.0
RCABLE = 0.3Ω
5.8
RSENSE = 20mΩ
RCDC = 10kΩ
RCBL = 13.7kΩ
5.6
VOUT
5.4
5.2
VLOAD
5.0
Capacitance across the remote load to ground downstream
of RSENSE forms a zero in the LT8697’s feedback loop
due to cable drop compensation. CCDC reduces the cable
drop compensation gain at high frequency. The 1nF CCDC
capacitor tied across the 10k RCDC is required for stability
4.8
0
0.5 1 1.5 2 2.5 3
LOAD CURRENT (A)
8697 F01
Figure 1. Cable Drop Compensation Load Line
8697p
12
For more information www.linear.com/LT8697