2096VL Datasheet, PDF(2/11 Page) Lattice Semiconductor – 2.5V In-System Programmable SuperFAST™ High Density PLD

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

2096VL Datasheet, PDF (2/11 Pages) Lattice Semiconductor – 2.5V In-System Programmable SuperFAST™ High Density PLD

◁

Specifications ispLSI 2096VL

Functional Block Diagram

Figure 1. ispLSI 2096VL Functional Block Diagram

Megablock

Generic Logic

Blocks (GLBs)

Input Bus

Output Routing Pool (ORP)

Input Bus

Output Routing Pool (ORP)

I/O 0

I/O 1

I/O 2

I/O 3

I/O 4

I/O 5

I/O 6

I/O 7

I/O 8

I/O 9

I/O 10

I/O 11

I/O 12

I/O 13

I/O 14

I/O 15

TDI/IN 0

TMS/IN 1

RESET

BSCAN

Global

Routing

Pool

(GRP)

Output Routing Pool (ORP)

Input Bus

Output Routing Pool (ORP)

Input Bus

I/O 63

I/O 62

I/O 61

I/O 60

I/O 59

I/O 58

I/O 57

I/O 56

I/O 55

I/O 54

I/O 53

I/O 52

I/O 51

I/O 50

I/O 49

I/O 48

0917/2096VL

noise. Device pins can be safely driven to 3.3V signal

levels to support mixed-voltage systems.

Eight GLBs, 32 I/O cells, two dedicated inputs and two

ORPs are connected together to make a Megablock (see

Figure 1). The outputs of the eight GLBs are connected

to a set of 32 universal I/O cells by the two ORPs. Each

ispLSI 2096VL device contains three Megablocks.

The GRP has as its inputs, the outputs from all of the

GLBs and all of the inputs from the bi-directional I/O cells.

All of these signals are made available to the inputs of the

GLBs. Delays through the GRP have been equalized to

minimize timing skew.

Programmable Open-Drain Outputs

In addition to the standard output configuration, the

outputs of the ispLSI 2096VL are individually program-

mable, either as a standard totem-pole output or an

open-drain output. The totem-pole output drives the

specified Voh and Vol levels, whereas the open-drain

output drives only the specified Vol. The Voh level on the

open-drain output depends on the external loading and

pull-up. This output configuration is controlled by a pro-

grammable fuse. The default configuration is a totem-pole

configuration. The open-drain/totem-pole option is se-

lectable through the ispDesignEXPERT software tools.

Clocks in the ispLSI 2096VL device are selected using

the dedicated clock pins. Three dedicated clock pins (Y0,

Y1, Y2) or an asynchronous clock can be selected on a

GLB basis. The asynchronous or Product Term clock can

be generated in any GLB for its own clock.

▷