ISPLSI1016E_06 Datasheet, PDF (1/13 Pages) Lattice Semiconductor – In-System Programmable High Density PLD

Lead-
Free
Package
Options
Available!
ispLSI^® 1016E
In-System Programmable High Density PLD
Features
Functional Block Diagram
• HIGH-DENSITY PROGRAMMABLE LOGIC
— 2000 PLD Gates
— 32 I/O Pins, Four Dedicated Inputs
— 96 Registers
— High-Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
• HIGH-PERFORMANCE E²CMOS^® TECHNOLOGY
— fmax = 125 MHz Maximum Operating Frequency
— tpd = 7.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
A0
A1
A2
A3
A4
A5
A6
A7
B7
S ^{D Q}
B6
DQ
B5
N Logic
Array D Q ^GLB
B4
IG^B3
DQ
B2
S _B1
DE ^{Global Routing Pool (GRP) B0}
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— In-System Programmable (ISP™) 5V Only
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Device for Faster Prototyping
NEW ^Description
CLK
0139C1-isp
The ispLSI 1016E is a High Density Programmable Logic
R ^{Device containing 96 Registers, 32 Universal I/O pins,}
four Dedicated Input pins, three Dedicated Clock Input
O _{pins, one Global OE input pin and a Global Routing Pool}
F^{(GRP). The GRP provides complete interconnectivity}
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
A _{OF FIELD PROGRAMMABLE GATE ARRAYS}
E ^{— Complete Programmable Device Can Combine Glue}
Logic and Structured Designs
6 _{— Enhanced Pin Locking Capability}
1 _{— Three Dedicated Clock Input Pins}
0 _{— Synchronous and Asynchronous Clocks}
1 _{— Programmable Output Slew Rate Control to}
I _{Minimize Switching Noise}
S _{— Flexible Pin Placement}
L — Optimized Global Routing Pool Provides Global
Interconnectivity
USE ^{isp — Lead-Free Package Options}
between all of these elements. The ispLSI 1016E offers
5V non-volatile in-system programmability of the logic, as
well as the interconnect to provide truly reconfigurable
systems. A functional superset of the ispLSI 1016
architecture, the ispLSI 1016E device adds a new global
output enable pin.
The basic unit of logic on the ispLSI 1016E device is the
Generic Logic Block (GLB). The GLBs are labeled A0,
A1...B7 (see Figure 1). There are a total of 16 GLBs in the
ispLSI 1016E device. Each GLB has 18 inputs, a
programmable AND/OR/Exclusive OR array, and four
outputs which can be configured to be either combinatorial
or registered. Inputs to the GLB come from the GRP and
dedicated inputs. All of the GLB outputs are brought back
into the GRP so that they can be connected to the inputs
of any other GLB on the device.
Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
August 2006
Tel. [phone]; 1-800-LATTICE; FAX [phone]; http://www.latticesemi.com
1016e_09
1