GAL20V8 Datasheet, PDF (1/23 Pages) Lattice Semiconductor – High Performance E2CMOS PLD Generic Array Logic

GAL20V8
High Performance E²CMOS PLD
Generic Array Logic™
Features
Functional Block Diagram
• HIGH PERFORMANCE E²CMOS^® TECHNOLOGY
I/CLK
— 5 ns Maximum Propagation Delay
— Fmax = 166 MHz
— 4 ns Maximum from Clock Input to Data Output
I
— UltraMOS^® Advanced CMOS Technology
• 50% to 75% REDUCTION IN POWER FROM BIPOLAR
I
— 75mA Typ Icc on Low Power Device
— 45mA Typ Icc on Quarter Power Device
• ACTIVE PULL-UPS ON ALL PINS
I
• E² CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
I
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
I
• EIGHT OUTPUT LOGIC MACROCELLS
— Maximum Flexibility for Complex Logic Designs
I
— Programmable Output Polarity
— Also Emulates 24-pin PAL^® Devices with Full Function/
Fuse Map/Parametric Compatibility
I
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
— 100% Functional Testability
• APPLICATIONS INCLUDE:
I
— DMA Control
— State Machine Control
I
— High Speed Graphics Processing
— Standard Logic Speed Upgrade
I
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
IMUX
CLK
8 _OLMC
I
I/O/Q
8 _OLMC
I/O/Q
8 _OLMC
I/O/Q
8 _OLMC
I/O/Q
8 _OLMC
I/O/Q
8 _OLMC
I/O/Q
8 _OLMC
I/O/Q
8 OLMC
OE
IMUX
I/O/Q
I
I/OE
Description
The GAL20V8C, at 5ns maximum propagation delay time, com-
bines a high performance CMOS process with Electrically Eras-
able (E²) floating gate technology to provide the highest speed
performance available in the PLD market. High speed erase times
(<100ms) allow the devices to be reprogrammed quickly and ef-
ficiently.
The generic architecture provides maximum design flexibility by
allowing the Output Logic Macrocell (OLMC) to be configured by
the user. An important subset of the many architecture configura-
tions possible with the GAL20V8 are the PAL architectures listed
in the table of the macrocell description section. GAL20V8 devices
are capable of emulating any of these PAL architectures with full
function/fuse map/parametric compatibility.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers 100% field programmability and function-
ality of all GAL products. In addition, 100 erase/write cycles and
data retention in excess of 20 years are specified.
Pin Configuration
PLCC
4
I5
2
28
26
25 I/O/Q
I
I/O/Q
I7
NC
GAL20V8
23 I/O/Q
NC
I9
Top View
21 I/O/Q
I
I/O/Q
I 11
19 I/O/Q
12
14
16
18
DIP
I/CLK ¹
I
24 Vcc
I
I
I GAL
I 20V8
I/O/Q
I/O/Q
I/O/Q
I6
I/O/Q
I
18 I/O/Q
I
I/O/Q
I
I/O/Q
I
I/O/Q
I
I
GND 12
13 I/OE
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. [phone]; 1-800-LATTICE; FAX [phone]; http://www.latticesemi.com
August 2000
20v8_04
1