English
Language : 

ML610Q359 Datasheet, PDF (1/30 Pages) List of Unclassifed Manufacturers – 8-bit Microcontroller with Voice Output Function
ML610Q359/ML610Q360
8-bit Microcontroller with Voice Output Function
FEDL610Q359-01
Issue Date: Jul 31, 2015
GENERAL DESCRIPTION
Equipped with a 8-bit CPU nX-U8/100, the ML610Q359 is a high-performance 8-bit CMOS microcontroller that integrates a
wide variety of peripherals such as, 12-bit A/D converter, timer, synchronous serial port, UART, and voice output function.
The nX-U8/100 CPU is capable of executing instructions efficiently on a one-instruction-per-clock-pulse basis through parallel
processing by the 3-stage pipelined architecture.
In addition, it has an on-chip debugging function, which allows software debugging/rewriting with the LSI mounted on the
board.
FEATURES
• CPU
− 8-bit RISC CPU (CPU name: nX-U8/100)
− Instruction system: 16-bit instructions
− Instruction set:Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations,
bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
− On-Chip debug function
− Minimum instruction execution time
Approx 30.5 µs (at 32.768kHz system clock)
Approx 0.125 µs (at 8MHz system clock)@DVDD = 2.2 to 3.6V
Approx 0.250 µs (at 4MHz system clock)@DVDD = 2.0 to 3.6V
• Internal memory
− Has 160-Kbyte flash ROM(80K × 16-bit) built in. (544 byte of test domain that it cannot be used is included)
− Has 3-Kbyte flash ROM built in. (area in which self rewriting is possible.512Byte×6)
− Has 2-Kbyte RAM (2048 × 8 bits) built in.
− Has 16-Mbit P2ROM built in. (only ML610Q360)
• Interrupt controller
− 2 non-maskable interrupt sources (Internal source: 1, External source: 1)
− 25 maskable interrupt sources (Internal source: 19, External source: 6)
• Time base counter
− Low-speed time base counter × 1 channel
− High-speed time base counter × 1 channel
• Watchdog timer
− Generates a non-maskable interrupt upon the first overflow and a system reset occurs upon the second
− Free running
− Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s)
• Timers
− 8 bits × 8ch (16-bit configuration available)
1/30