KK74LV573 Datasheet, PDF (1/8 Pages) KODENSHI KOREA CORP. – Octal D-type transparent latch (3-State)

TECHNICAL DATA
Octal D-type transparent latch (3-State)
KK74LV573
The 74LV573 is a low-voltage Si-gate CMOS device that is pin and
function compatible with 74HC/HCT573.
The 74LV573 is an octal D-type transparent latch featuring separate D-
type inputs for each latch and 3-State outputs for bus oriented applications.
A latch enable (LE) input and an output enable (OE) input are common to
all internal latches.
The ‘573’ consists of eight D-type transparent latches with 3-State true
outputs. When LE is HIGH, data at the D n inputs enters the latches. In this
condition the latches are transparent, i.e., a latch output will change each
time its corresponding D-input changes.
When LE is LOW the latches store the information that was present at
the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE.
When OE is LOW, the contents of the eight latches are available at the
outputs. When OE is HIGH, the outputs go to the high impedance OFF-
state. Operation of the OE input does not affect the state of the latches.
The ‘573’ is functionally identical to the ‘563’ and the ‘373’, but the
‘563’ has inverted outputs and the ‘373’ has a different pin arrangement.
N SUFFIX
PLASTIC DIP
20
1
20
1
DW SUFFIX
SO
ORDERING INFORMATION
KK74LV573N
Plastic DIP
KK74LV573DW
SOIC
T_A = -40° to 125° C for all packages
• Output voltage levels are compatible with input levels of CMOS,
NMOS and TTL IC_S
• Supply voltage range: 1.0 to 5.5 V
• Low input current: 1.0 µА; 0.1 µА at Т = 25 °С
• High Noise Immunity Characteristic of CMOS Devices
PIN ASSIGNMENT
LOGIC DIAGRAM
PIN 20=V_CC
PIN 10 = GND
FUNCTION TABLE
Inputs
Output Clock
D
Enable
L
H
L
L
L L,H,
X
H
X
X
H= high level
L = low level
X = don’t care
Z = high impedance
Output
Q
H
L
no
change
Z
1