 English |
|
|
|
|
|
|
|
| KK74LV373 Datasheet, PDF (1/6 Pages) KODENSHI KOREA CORP. – Octal D-type transparent latch; 3-state | |||
| |||
|
TECHNICAL DATA
Octal D-type transparent latch;
3-state
KK74LV373
The KK74LV373 is a low-voltage Si-gate CMOS devise and is pin and
function compatible with 74HCT373.
The KK74LV373 is an octal D-type transparent latch featuring
separate D-type inputs for each latch and 3-state outputs for bus oriented
applications. A latch enable (LE) input and an output enable (OE) input
are common to all intemal latches.
⢠Outputs Directly Interface to CMOS, NMOS, and TTL
⢠Operating Voltage Range: 1.2 to 3.6 V
⢠Low Input Current: 1.0 µA
⢠High Noise Immunity Characteristic of CMOS Devices
ORDERING INFORMATION
KK74LV373N Plastic
KK74LV373DW SOIC
TA = -40° to 125° C for all packages
LOGIC DIAGRAM
D0 03
04
D1
D2 07
08
D3
D4 13
14
D5
D6 17
18
D7
11
LE
01
OE
PIN 20=VCC
PIN 10 = GND
02 Q0
05
Q1
06 Q2
09
Q3
12
Q4
15
Q5
16
Q6
19
Q7
PIN ASSIGNMENT
OE 01
Q0 02
D0 03
D1 04
Q1 05
Q2 06
D2 07
D3 08
Q3 09
GND 10
373
20 VCC
19 Q7
18 D7
17 D6
16 Q6
15 Q5
14 D5
13 D4
12 Q4
11 LE
FUNCTION TABLE
Inputs
OE
LE
Dn
L
H
H
L
H
L
L
L
X
H
X
X
X = Donât care
Z = High impedance OFF-state
L = Low voltage level
H= HIGH voltage level
Output
Qn
H
L
Qo
Z
1
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese