KK4019B Datasheet, PDF (1/5 Pages) KODENSHI KOREA CORP. – Quad AND/OR Select Gate High-Voltage Silicon-Gate CMOS

TECHNICAL DATA
Quad AND/OR Select Gate
High-Voltage Silicon-Gate CMOS
KK4019B
The KK4019B types consist of four AND/OR select gate
configurations, each consisting of two 2-input AND gates driving a single
2-input gate. Selection is accomplished by control bits S_a and S_b .In
addition to selection of either channel A or channel B information, the
control bits can be applied simultaneously to accomplish the logical A + B
function
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 µA at 18 V over full package-temperature
range; 100 nA at 18 V and 25°C
• Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
ORDERING INFORMATION
KK4019BN Plastic
KK4019BDW SOIC
T_A = -55° to 125° C for all packages
LOGIC DIAGRAM
PIN ASSIGNMENT
PIN 16 =V_CC
PIN 8 = GND
FUNCTION TABLE
Inputs
Outputs
S_a
S_b
AB
Y
H
L
HX
H
H
L
LX
L
L
H
XH
H
L
H
XL
L
L
L
XX
L
H
H
LL
L
H
H
LH
H
H
H
HL
H
H
H
HH
H
1