English
Language : 

CPC5622 Datasheet, PDF (4/18 Pages) Clare, Inc. – LITELINK® III Phone Line Interface IC (DAA)
INTEGRATED CIRCUITS DIVISION
CPC5622
1.2 Performance
Parameter
Minimum Typical Maximum Unit Conditions
DC Characteristics
Operating Voltage VDD
3.0
-
5.5
V Low-voltage side
Operating Current IDD
-
9
13
mA Low-voltage side
Operating Voltage VDDL
2.8
-
3.2
V Line side, derived from tip and ring
Operating Current IDDL
-
7
8
mA Line side, drawn from tip and ring while off-hook
On-hook Characteristics
Metallic DC Resistance
10
-
-
M Tip to ring, 100 Vdc applied
Longitudinal DC Resistance
10
-
-
M 150 Vdc applied from tip and ring to Earth ground
Ringing Signal Detect Level
5
-
-
Vrms 68 Hz ringing signal applied across tip and ring
Ringing Signal Detect Level
28
-
-
Vrms 15 Hz ringing signal applied across tip and ring
Snoop Circuit Frequency Response
166
-
>4000
Hz
-3 dB corner frequency @ 166 Hz, in IXYS Integrated
Circuits Division application circuit
Snoop Circuit CMRR1
-
40
-
dB
120 VRMS 60 Hz common-mode signal across tip and
ring
Ringer Equivalence
-
0.01B
-
REN
Longitudinal Balance1
60
-
-
dB Per FCC part 68
Off-Hook Characteristics
AC Impedance
-
600
-
 Tip to ring, using resistive termination application circuit
Longitudinal Balance1
60
-
-
dB Per FCC part 68
Return Loss
-
26
-
dB Into 600  at 1800 Hz
Transmit and Receive Characteristics
Frequency Response
30
-
4000
Hz -3 dB corner frequency 30 Hz
Transhybrid Loss
-
36
-
dB
Into 600  at 1800 Hz, with C18 in the resistive
termination application circuit
30 Hz to 4 kHz,
Resistive termination application circuit with MODE
Transmit and Receive Insertion Loss
-0.4
0
0.4
dB de-asserted.
Reactive termination application circuit with MODE
asserted.
Average In-band Noise
-
-126
-
dBm/Hz 4 kHz flat bandwidth
Harmonic Distortion
-
-80
-
dB -3 dBm, 600 Hz, 2nd harmonic
Transmit Level
-
-
2.2
VP-P Single-tone sine wave. Or 0 dBm into 600 .
Receive Level
-
-
2.2
VP-P Single-tone sine wave. Or 0 dBm into 600 
RX+/RX- Output Drive Current
-
-
0.5
mA Sink and source
TX+/TX- Input Impedance
60
90
120
k
Isolation Characteristics
Isolation Voltage
3000
-
-
Vrms Line side to Low-voltage side, one minute duration
Surge Rise Time
2000
-
-
V/S No damage via tip and ring
MODE and OH Control Logic Inputs
Input Low Voltage
-
-
0.8
VIL
Input High Voltage
2.0
-
-
VIH
High Level Input Current
-
-
-120
A
VIN VDD
Low Level Input Current
-
-
-120
A VIN = GND
RING and RING2 Output Logic Levels
Output High Voltage
VDD -0.4
-
-
V
IOUT = -400 A
Output Low Voltage
-
-
0.4
V
IOUT = 1 mA
Specifications subject to change without notice. All performance characteristics based on the use of IXYS Integrated Circuits Division application circuits.
Functional operation of the device at conditions beyond those specified here is not implied.
NOTES: 1) This parameter is layout and component tolerance dependent.
4
www.ixysic.com
R03