English
Language : 

IRFB4310ZPBF_15 Datasheet, PDF (2/11 Pages) International Rectifier – High Efficiency Synchronous Rectification in SMPS
IRFB/S/SL4310ZPbF
Static @ TJ = 25°C (unless otherwise specified)
Symbol
Parameter
V(BR)DSS
Drain-to-Source Breakdown Voltage
V(BR)DSS/TJ Breakdown Voltage Temp. Coefficient
RDS(on)
Static Drain-to-Source On-Resistance
VGS(th)
Gate Threshold Voltage
IDSS
Drain-to-Source Leakage Current
IGSS
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
RG
Internal Gate Resistance
Min.
100
–––
–––
2.0
–––
–––
–––
–––
–––
Typ.
–––
0.11
4.8
–––
–––
–––
–––
–––
0.7
Max. Units
Conditions
––– V VGS = 0V, ID = 250μA
––– V/°C Reference to 25°C, ID = 5mAd
6.0 m VGS = 10V, ID = 75A g
4.0 V VDS = VGS, ID = 150μA
20 μA VDS = 100V, VGS = 0V
250
VDS = 80V, VGS = 0V, TJ = 125°C
100 nA VGS = 20V
-100
–––
VGS = -20V

Dynamic @ TJ = 25°C (unless otherwise specified)
Symbol
Parameter
Min. Typ. Max. Units
Conditions
gfs
Forward Transconductance
150 ––– –––
Qg
Total Gate Charge
––– 120 170
Qgs
Gate-to-Source Charge
––– 29 –––
Qgd
Gate-to-Drain ("Miller") Charge
––– 35
Qsync
Total Gate Charge Sync. (Qg - Qgd)
––– 85 –––
td(on)
Turn-On Delay Time
––– 20 –––
tr
Rise Time
––– 60 –––
td(off)
Turn-Off Delay Time
––– 55 –––
tf
Fall Time
––– 57 –––
Ciss
Input Capacitance
––– 6860 –––
Coss
Output Capacitance
––– 490 –––
Crss
Reverse Transfer Capacitance
––– 220 –––
Coss eff. (ER) Effective Output Capacitance (Energy Related) ––– 570 –––
Coss eff. (TR) Effective Output Capacitance (Time Related)h ––– 920 –––
S VDS = 50V, ID = 75A
nC ID = 75A
VDS =50V
VGS = 10V g
ID = 75A, VDS =0V, VGS = 10V
ns VDD = 65V
ID = 75A
RG = 2.7
VGS = 10V g
pF VGS = 0V
VDS = 50V
ƒ = 1.0MHz, See Fig. 5
VGS = 0V, VDS = 0V to 80V i, See Fig. 11
VGS = 0V, VDS = 0V to 80V h
Diode Characteristics
Symbol
Parameter
IS
Continuous Source Current
(Body Diode)
ISM
Pulsed Source Current
(Body Diode) d
VSD
Diode Forward Voltage
trr
Reverse Recovery Time
Qrr
Reverse Recovery Charge
IRRM
Reverse Recovery Current
ton
Forward Turn-On Time
Min. Typ. Max. Units
Conditions
––– ––– 127c A MOSFET symbol
D
showing the
––– ––– 560 A integral reverse
G
p-n junction diode.
S
––– ––– 1.3 V TJ = 25°C, IS = 75A, VGS = 0V g
––– 40
ns TJ = 25°C
VR = 85V,
––– 49
––– 58
TJ = 125°C
nC TJ = 25°C
IF = 75A
di/dt = 100A/μs g
––– 89
TJ = 125°C
––– 2.5 ––– A TJ = 25°C
Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
Notes:
 Calculated continuous current based on maximum allowable junction … Pulse width  400μs; duty cycle  2%.
temperature. Bond wire current limit is 120A. Note that current
† Coss eff. (TR) is a fixed capacitance that gives the same charging time
limitations arising from heating of the device leads may occur with
as Coss while VDS is rising from 0 to 80% VDSS.
some lead mounting arrangements.
‚ Repetitive rating; pulse width limited by max. junction
temperature.
ƒ Limited by TJmax, starting TJ = 25°C, L = 0.28mH
RG = 25, IAS = 58A, VGS =10V. Part not recommended for use
‡ Coss eff. (ER) is a fixed capacitance that gives the same energy as
Coss while VDS is rising from 0 to 80% VDSS.
ˆ When mounted on 1" square PCB (FR-4 or G-10 Material). For recom
mended footprint and soldering techniques refer to application note #AN-994.
‰ R is measured at TJ approximately 90°C
above the Eas value and test conditions.
„ ISD  75A, di/dt  600A/μs, VDD V(BR)DSS, TJ  175°C.
2
www.irf.com