English
Language : 

IRMCF171_15 Datasheet, PDF (10/36 Pages) International Rectifier – High Performance Sensorless Motor Control IC
IRMCF171
System
Clock
4MHz
Crystal
Host
Microcontroller
(RS232C)
XTAL0
XTAL1
P1.2/TXD
P1.1/ RXD
Frequency
Synthesizer
System
clock
RS232 C
Other Communication
(I2C)
3. 3V
SDA/ CS0
SCL/SO-SI
P 1.0 /T2
P1.3/ SYNC/SCK
P1.4/ CAP
P 1.5
I2C/SPI
PORT1
Digital I/O
Control
P2.0/NMI
PORT2
Dual
Port
Memory
(2 KB)
&
MCE
Memory
(12 KB)
Analog Output
JTAG Control
(Flash programming
& Emulation)
P 3.0 /CS1
P 3.2 /INT0
P 3.3 /INT1
PORT3
Timers
Watchdog
Timer
P2.7/ AOPWM1
P3.1/ AOPWM2
PWM1
PWM2
Local
RAM
(2 KB)
TCK
P5.1/ TDI
P5 .2/ TM S
TDO
RESET
3. 3V
VDD1
VSS
JTAG
Interface
RESET
System
Reset
Program
FLASH
(64 KB)
8051
CPU
IRMCF171
Motion
Control
Modules
Low Loss
Space
Vector
PWM
PWMUH
PWMUL
PWMVH
PWMVL
PWMWH
PWMWL
GATEKILL
Motion
Control
Sequencer
Single
Shunt
Current
Sensing
12bit
A/D
&
MUX
S/H
S/H
IFBC+
IFBC-
IFBCO
AIN5+
AIN 5-
AIN5O
Buffered Analog Input
5
AIN0 – AIN4
Analog inputs (0-1.2V)
AREF
CMEXT
Optional External Voltage
Reference (0.6V)
AVSS
AVDD
1.8V
3. 3V
Voltage
VDDCAP
1. 8V
Regulator
Figure 5. IRMCF171 Single Shunt Connection Diagram
HVIC
Gate Drive
IRS2336 D
Motor
4.1 8051 Peripheral Interface Group
UART Interface
P1.2/TXD
P1.1/RXD
Output, Transmit data from IRMCF171
Input, Receive data to IRMCF171
Discrete I/O Interface
P1.0/T2
Input/output port 1.0, can be configured as Timer/Counter 2 input
P1.1/RXD
Input/output port 1.1, can be configured as RXD input
P1.2/TXD
Input/output port 1.2, can be configured as TXD output
P1.3/SYNC/SCK Input/output port 1.3, can be configured as SYNC output or SPI clock output
P1.4/CAP
Input/output port 1.4, can be configured as Capture Timer input
P1.5
Input/output port 1.5
P2.0/NMI
Input/output port 2.0, can be configured as non-maskable interrupt input
P2.7/AOPWM1 Input/output port 2.7, can be configured as AOPWM1 output
P3.0/INT2/CS1 Input/output port 3.0, can be configured as INT2 input or SPI chip select 1
P3.1/AOPWM2 Input/output port 3.1, can be configured as AOPWM2 output
P3.2/NINT0
Input/output port 3.2, can be configured as INT0 input
P3.3/NINT1
Input/output port 3.3, can be configured as INT1 input
P5.1/TDI
Input port 5.1, configured as JTAG port by default
10 www.irf.com
© 2013 International Rectifier
April 20, 2013