English
Language : 

IR3567A Datasheet, PDF (1/4 Pages) International Rectifier – Dual Output Digital Multi-Phase Controller
Dual Output Digital Multi-Phase Controller IR3567A
FEATURES
 Dual output 6+2 phase PWM Controller
 Easiest layout and fewest pins in the industry
 Fully supports AMD® SVI1 & SVI2 with dual OCP
and Intel® VR12 & VR12.5
 Overclocking & Gaming Mode
 Switching frequency from 200kHz to 2MHz
per phase
 IR Efficiency Shaping Features including
Dynamic Phase Control and Automatic Power
State Switching
 Programmable 1-phase or 2-phase operation for
Light Loads and Active Diode Emulation for Very
Light Loads
 IR Adaptive Transient Algorithm (ATA) on both
loops minimizes output bulk capacitors and
system cost
 Auto-Phase Detection with auto-compensation
 Per-Loop Fault Protection: OVP, UVP, OCP,
OTP, CFP
 I2C/SMBus/PMBus system interface for telemetry
of Temperature, Voltage, Current & Power for
both loops
 Multiple Time Programming (MTP) with
integrated charge pump for easy custom
configuration
 Compatible with IR ATL and 3.3V tri-state Drivers
 +3.3V supply voltage; -20°C to 85°C ambient
operation
 Pb-Free, RoHS, 7x7mm, 56-pin, 0.4mm pitch QFN
BASIC APPLICATION
VR_RDY_L1
VR_RDY_L2
VR_HOT#
ENABLE
SVC
SVD
SVT
3.3V
IR3567A
VR_RDY_L1 PWM1
VR_RDY_L2 ISEN1
VR_HOT# IRTN1
ENABLE
SVC
PWM6
ISEN6
IRTN6
SVD PWM1_L2
SVT
ISEN1_L2
IRTN1_L2
VCC
PWM2_L2
ISEN2_L2
IRTN2_L2
Power
Stage 1
...
Power
Stage 6
Power
Stage 7
Power
Stage 8
12V
VOUT1
VOUT2
Figure 1: IR3567A Basic Application Circuit
DESCRIPTION
The IR3567A is a dual-loop digital multi-phase buck controller
designed for CPU voltage regulation and is fully compliant with
AMD® SVI1 & SVI2 and Intel© VR12 & VR12.5 specifications.
The IR3567A includes IR’s Efficiency Shaping Technology
to deliver exceptional efficiency at minimum cost across the
entire load range. IR Variable Gate Drive optimizes the
MOSFET gate drive voltage based on real-time load current.
IR’s Dynamic Phase Control adds/drops active phases based
upon load current and can be configured to enter 1-phase
operation and diode emulation mode automatically or by
command.
IR’s unique Adaptive Transient Algorithm (ATA), based on
proprietary non-linear digital PWM algorithms, minimizes
output bulk capacitors and Multiple Time Programmable
(MTP) storage saves pins and enables a small package size.
Device configuration and fault parameters are easily defined
using the IR Digital Power Design Center (DPDC) GUI and
stored in on-chip MTP.
The IR3567A provides extensive OVP, UVP, OCP and OTP fault
protection and includes thermistor based temperature sensing
with VRHOT signal.
The IR3567A includes numerous features like register
diagnostics for fast design cycles and platform differentiation,
simplifying VRD design and enabling fastest time-to-market
(TTM) with “set-and-forget” methodology.
APPLICATIONS
 AMD® SVI1 & SVI2, Intel® VR12 & VR12.5 based systems
 Desktop & Notebook CPU VRs
 High Performance Graphics Processors
PIN DIAGRAM
56 55 54 53 52 51 50 49 48 47 46 45 44 43
ISEN 6 1
RCSP 2
RCSM 3
VRDY2 4
CFP 5
VSEN 6
VRTN 7
RRES 8
TSEN1 9
V18 A 10
PWRGD/
VRDY1
11
PWROK/EN_L2/
INMODE
12
NC 13
VINSEN 14
IR3567A
56 Pin 7 x 7 QFN
Top View
57 GND
42 ISEN1_L2
41 RCSP_L2
40 RCSM_L2
39 VCC
38 VSEN_L2
37 VRTN_L2
36 PWM1_L2
35 PWM2_L2
34 PWM6
33 PWM5
32 PWM4
31 PWM3
30 PWM2
29 PWM1
15 16 17 18 19 20 21 22 23 24 25 26 27 28
Figure 2: IR3567A Package Top View
1 August 9, 2012 | FINAL | Product Brief | V2.04