HC-5524 Datasheet, PDF (9/9 Pages) Intersil Corporation – EIA/ITU 24V PABX SLIC with 25mA Loop Feed

HC-5524
Typical Applications
5V
5V
R_S1 C_S1
K₁
K₂
TIP
K_1A
R_B1
SECONDARY
PROTECTION
(NOTE 6)
V_B-
C₅
PRIMARY
PROTECTION
K_IB
R_S2
C_S2
RING
V_RING
R_B2
150V_PEAK (MAX)
PTC
Z₁
SYSTEM CONTROLLER
SHD GKD PRI RS TEST F1 ALARM F0
RD
PR
TIP
I_LIMIT
TF₁ (NOTE 7)
TF₂ (NOTE 7)
V_RX+
V_FB
SLIC
HC-5524
V_TX
RF₂ (NOTE 7)
-IN1
RF₁ (NOTE 7)
RFS
OUT1
RING
V_B-
BG C₂ DG AG
V_B+ C₁
C₃
C₄
5V
R_L2
FROM PCM
R_L1
FILTER/CODER
C_AC
K_RF
K(Z0 - RF/2)
TO HYBRID
BALANCE
NETWORK
FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC
Typical Component Values
C₁ = 0.5µF, 20V.
C₂ = 1.0µF ±10%, 20V (for other values of C2, refer to
AN9667).
C₃ = 0.01µF, 50V ±20%.
C₄ = 0.01µF, 50V ±20%.
C₅ = 0.01µF, 50V ±20%.
C_AC = 0.5µF, 20V.
K(Z₀ - R_F/2) = 50kΩ, (Z₀ = 600Ω, K = Scaling Factor = 100).
R_L1, R_L2; Current Limit Setting Resistors.
R_L1+R_L2 > 90kΩ.
I_LIMIT = (.6) (R_L1 + R_L2)/(200 x R_L2), R_L1 typically 100kΩ.
KR_F = 20kΩ, R_F = 2(R_B1+R_B2), K = Scaling Factor = 100).
R_B1 = R_B2 = 50Ω (1% absolute, matching requirements cov-
ered in a Tech Brief).
R_S1 = R_S2 = 1kΩ typically.
C_S1 = C_S2 = 0.1µF, 200V typically, depending on V_Ring and
line length.
Z₁ = 150V to 200V transient protector. PTC used as ring
generator ballast.
NOTES:
8. All grounds (AG, BG, and DG) must be applied before V_B+ or V_B-. Failure to do so may result in premature failure of the part. If a user wishes
to run separate grounds off a line card, the AG must be applied first.
9. Application shows Ring Injected Ringing, Balanced or Tip injected configuration may be used.
10. Secondary protection diode bridge recommended is 3A, 200V type.
11. TF₁, TF₂ and RF₁, RF₂ are on PLCC only and should be connected together as shown.
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
9