ISL45042_11 Datasheet, PDF (8/9 Pages) Intersil Corporation – LCD Module Calibrator

ISL45042
ISL45042 Truth Table
The ISL45042 truth table is shown in Table 2. For proper
operation the CE should be disabled (pulled low) before
powering the device down to assure that the glitches and
transients will not cause unwanted EEPROM overwriting.
TABLE 2. TRUTH TABLE
INPUT
OUTPUT
CTL
CE
VDD
OUT
ICC MEMORY
Mid to Hi Hi
VDD Increment Normal
X
Mid to Lo Hi
VDD Decrement Normal
X
X
Lo
VDD No Change Increased Read
>4.9V Hi
VDD No Change Increased Program
CE_ST
.
CTL_MTC
CTL_IHRPW
CTL HIGH
CTL V_DD/2
CTL LOW
CTL_IHMPW
CTL_ILMPW
CTL_ILRPW
CE
START PROGRAMMING
COUNTER
OUTPUT ^UNDEF.
78
NOTE:
AFTER POWER IS 1ST APPLIED,
THE VERY 1ST CTL PULSE IS IGNORED
VCOM
STOP PROGRAMMING
START PROGRAMMING
79
7A
7B
7A
IGNORES 1ST PULSE
AFTER PROGRAMMING
THE TIMING DIAGRAM ABOVE SHOWS POST POWER-UP TIMING.
FIGURE 8. ISL45042 TIMING DIAGRAM
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
8
FN6072.9
April 13, 2011