 English |
|
|
|
|
|
|
|
| HI5741_06 Datasheet, PDF (5/13 Pages) Intersil Corporation – 14-Bit, 100MSPS, High Speed D/A Converter | |||
| |||
| ◁ |
Timing Diagrams
CLK
HI5741
50%
D13-D0
IOUT
ERROR BAND
V
GLITCH AREA = 1/2 (H x W)
HEIGHT (H)
tPD
tSETT
FIGURE 1. FULL SCALE SETTLING TIME DIAGRAM
WIDTH (W)
t (ps)
FIGURE 2. PEAK GLITCH AREA (SINGLET) MEASUREMENT
METHOD
CLK
D13-D0
IOUT
tPW1
tPW2
tSU
tSU
tSU
tHLD
tHLD
tHLD
tPD
tSETT
50%
tSETT
tPD
tPD
tSETT
FIGURE 3. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM
5
FN4071.12
September 20, 2006
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese